

CHANDIGARH COLLEGE OF ENGINEERING AND TECHNOLOGY

(Government Institute under UT Administration | Affiliated to Panjab University, Chandigarh)

चंडीगृह अभियान्त्रिकी एवं प्रौद्योगिकी महाविद्यालय (संघ राज्य क्षेत्र प्रशासन के अधीन सरकारी संस्थान। पंजाब विश्वविद्यालय से संबद्ध, चंडीगृह


DIGITAAL NOTES

Course Code: EC-103 and EC-307

Subject: Introduction to Electronics and Electronic Devices and Circuits

B.E: 1st-YEAR and 2nd-YEAR

Name of faculty: Dr. Anil Kumar Vaghmare



CHANDIGARHCOLLEGEOF ENGINEERING AND TECHNOLOGY (DEGREE-WING)

Government Institute under Chandigarh (UT) Administration, Affiliated to Panjab University, Chandigarh Sector-26, Chandigarh.PIN-160019

Temperature (in K) LECTURE-1

DR ANIL KUMAR VAGHMARE (1) Absolute temperature: - CCET Degree Wing: OK = -273°C -> Reference temperature -> Below it no temperature exist and no device work at this temperature.

(11) Room temperature: -

300K = 27°C (Never constart)

But if in problem temperature is not given take it BOOK

(III) Ambient Temperature (TA):-

290K = 17°C -> Sworounding temperature

All common esyestem deals with TA 9: - SNR,

Temperature Conversion :-

Temperature in °C = Temperature in kelvin

=> Temperature in Kelyin = Temperature + 273

OK = K - Latest notation.

old notation

-> Hz or cycles/sec

Latest 1

old notation. Notation .

Thornal Voltage!

- -> denoted by v7 or V+ or V+h
- -> voltage equivalent of temperature

$$V_T = \overline{KT}$$
 volts

T = Temperature in kelvin 9 = charge = 1.6 × 10-19 c K = Boltzman's constant

Boltzman's Constant: -

$$K = 1.381 \times 10^{-23} \cdot \text{J/°K}$$
 $K = 8.62 \times 10^{-5} \text{ eV/°K}$

$$V_T = \frac{T}{11600}$$
 volts

· VT XT

$$A+T=OK$$
 $V_T=O$

$$A+T = 300K$$
 $_{9}V_{T} = 300 = 0.02568 \text{ volts}$

- → For large variation in temperature (0-300 k) there will be small variation in thermal voltage (6-26 mV)
- The estandard room temperature corresponds to a voltage of 26 mV

(

-> Semiconductor devices are osensitive to temperature very much

Electron Volt (eV): -

(1)

۹

(3)

*

(3)

4

(1)

3

3

9

- electronics.
- -> very small compare to Joule glass tube
- of 1 v
- -> Air is perfect insulator
- -> Vacuum is a conductor

 cg:- vacuum tube, picture tube, CRT
- -> Relative peremittivity Ex (aix) = 1 (Slightly 21)
 Ex (vacuum) = 1
- $= 1.6 \times 10^{-19} \text{ C} \times 1 \text{ Volts}$ $= 1.6 \times 10^{-19} \text{ C} \cdot \text{Volt}$ $= 1.6 \times 10^{-19} \text{ C} \cdot \text{Volt}$
- > 17 energy can't applied to E's bec. of very less capacity

$$KE = \frac{1}{2}mv^2 J$$
 $PE = 9 V J$

gained by the electron or potential energy lost by the electron


in terms of applied voltage (V)

Electric field Intensity:

- -> Also known as field gradient or field intensity or field
- → denoted by & or E

$$\varepsilon = -\frac{dV}{dx}$$
 V/m

oues!- considering a uniform semiconductor
bar




Find field intensity at the centre of bour and at the end of B.

5017:- (1) Field intensity at the centre of bour

$$|\xi|_{c} = \frac{|V_{c}|}{|x_{c}|} = \frac{|0.5V|}{|0.5\times|0^{-6}|} = \frac{|0.6V|m}{|x_{c}|}$$

(11) Field intensity at the end of B $16|_{B} = \frac{1V_{B1}}{x_{B}} = \frac{1V}{1\times 10^{-6}} = 10^{6} \text{ m}$

$$(111) |E|_{A} = \frac{|V_{A}|}{x_{A}} = \frac{0}{0} = 222$$



→ Switching time in both one & Si are very small so can work on high frequency but one is better bec. its BW is high.

-> Always mobility dec with temp for all devices. It is a universal statement

-> Mobility of charge coveriers always dec.


-> As temperature inc, the atoms in the material will vibrate and due to thermal vibrations the mobility of charge carriers dec

to Fox Si Fox Gre

m = 2.5 for \bar{e} m = 1.66 for \bar{e}

= 2.7 for hole = 2.33 for hole

a non-linear variation



Cwevent! -

- -> curvient is defined as rate of charge of charge $i = \frac{dq}{dt}$
- In a semiconductor, there is a bipolar current i.e. current is coveried by both e's and holes.

Briff Cwovent! -

It is the flow of current through the material or device under the influence of field intensity or, applied voltage

voltage -> driving force -> drift current without applying force or voltage -> diffusion current

operating temperature:

(1). For Ge: -.

-60°C to 75°C

-> Max operating temperature is 75°c

(11) For Si:

-60°c to 175°c

- -> Max operating temperature in 175°C
- -> si is more esuitable for high temperature application

Normal Working temperature! -

- working temperature will less than or equal to. 400k; < 400k
- into material oscience

osemiconductor element?

Soln'- In periodic table: - GIP-IV

(1) Energy gap is very large

(11) C has very-2 unstable Si] Serriconducto
Properties

(III) c having un reliable properties

(IV) C having unpredictable properties

NOTE :-

Sometimes, C -> Conductor -> Greaphite

" -> Insulator -> Diamond.

Leakage Curvient (Io):-

(i)

<u></u>

)

٩

(

٨

(3)

∰

۹

٩

(i)

4

(;)

- -> Also called minority coveriere currient or thermalle generated current or reverse saturation curve
- Jo depends on minority coveriers and minority of temperature depends on temperature & therefore it is generated because of temperature. Therefore it is thermally generated curverent.
- If leakage current are small, the temper.

 -ature effect on material or device will be less
 and this indicates better thermal stability

 $I_0 = \mu A$ nA (Gie) S_i) I_0 of Gie $> I_0$ of S_i

- -> Silicon is having better thermal istability than germanium This is due to ismaller leakage current.
- To is independent of applied voltage ine this current is saturated with applied voltage.

 Hence the name saturation current
- In is highly sensitive to temp
- For 1°C, In approximately 1 by 7% in both
- € > To doubles for every 10°C

$$T_{o}(T_{2}) = T_{o}(T_{i} \left[2^{\frac{T_{i}-T_{i}}{16}} \right]$$

where T2>T,

Resistivity (f)
-> specific resintance of the material
-> Unit: - 12 cm or 12 m
-, For metals!-
the temperature coeffecient of Resistance
i.e. R1 with 1T
R=Pl
In metale p1 with inc. in temperature
-> For semiconductors!
-ve temperature coefficient of resinstance
i.e. RI with inc. in temperature
In a sc, P / with 1 in temperature
Conductivity (+):
> It is the reciprocal of resolutivity
· Unit: - 1 ~ v/cm or v/m
-> conductivity denotes auscent coverying
capacity of the material or device
Conductivity = converer x charge x mobility.
-> conductivity depends on
(1) carrier conc. (11) charge (111) mobility
Variation in conductivity due to temperature
depender on:
1) Variation in mobility of charge couriers
11) Variation in coverier concentration.

For Metals: - > uripolar

To = nglin

- In metal of with inc. in temperature
- In metal free & concentration is independ -ent of temperature
- of charge conviers dec. and therefore conductivity decreases.

For semiconductor: - -> Bipolar

3

 (\cdot)

ᅠ∰ :

٩

ું છે

٩

 $^{(+)}$

()

٩

٩

3

()

= nquin + Pquip

- In a serry conductor, conductivity increases with inc. in temperature
- Tracrease in coverier conc. > dec in mobility with inc. in temperature
- In a semiconductor as temp. inc. mobility of change convieres dec and it will reduce the conductivity slightly and at the same time because of temperature a clarge no. of covalent bond will be broken and large no of it. I hoke are created and this will the conductivity But larger value and the net result conductivity inc. with the temperature
- The a semiconductor conductivity mainly depends on coverier concentration
- -> Semiconductor means by default it is

NOTE !-In intrinsic semiconductor, conductivity increases with inc. in temperature. Curerer Density (J): -> It is the awarent passing per unit area J = IAmp/m² J = 0-1811 A/m2 Electric field intensity $=\frac{v}{m}$ J = mho volt For metals !-

J=nquine A/cm2

For semiconductor! -

J = [ngun + Paup] & A/cm2

conductivity sensitivity! -

- In intrinsic esemiconductor, conductivity increases with inc in temperature
- For 1°C or of Gret by 6%
- -> For 10C of si 1 by 8%
- when compare to Ge, conductivity of Si is more sensitive to temperature. But si is more suitable for high tempt application This is due to small deakage current.

```
Energy Grap! - [Eg] or [Eg] ! -
                       Egro = Energy Grap at OK
                       Ecroso = Energy Grap at 300k
                                 · Gre
       CB
                         EG10 = 0.785 eV 1210V
             > Forbidden
               Energy
                        EG1300 = 0.72 eV 1/eV
       VB
              Band
                Crap
Energy Band Diagram
  of an Element
 Energy Grap decreases with increase in the
temperature i.e. | Eg x 1
      EGICT) = EGIO-POT EV
             Po = Material constant
              Bo = eV/OK
   For Si! !-
         E_{GICT} = 1.21 - 3.6 \times 10^{-4} T
                   Temp should be in kelvip
  For Gie! -
         EGICT) = 0.785 - 2.23 × 10-47
```

٩

٠

(ژ

₩.

1

(1)

۹

(3)

٩

(;)

٨


()

٨

3


Energy Band Diagram of Metals/Conductors: -. All metals are very good conductors of curicert i.e. they allow large flow of current through them

- -> All metals are unipolar i.e. current is coverying in metals only by E's
- -> : In metal E conc is very high ie n= 10/m
- -> In metals free e cong is independent of temperature



-> In metals free ers are available even at or

At: 300K:-



-> Overlap 1 with 1 temperature

- · Due to the overlapping of valence band & conduction band, metals having the temperat coefficient of resistance (PTC)
- In metals there will be only drift curven eg! - Gold, Silver, Platinium, Cu, Al etc

Energy Band Biagram of an insulator:

- -> Insulator are bad conductor of current i.e. they don't allow any flow of current through
- -> Ionie bonding
- -> + = 0 (Ideal insulator)
 - = negligible (Practical insulator).
 - -> EG = Large
- NTC OF R Negative temperature coefficient i.e. R | with T1 VB
 - eg: Diamond, Sioz, AIX, paper, glass etc


For < I

CB compty

Energy Bound Diagram of a semiconductor:

- >> Semiconductor belonges to IV the group of perciodic table
- The nature of bonding is covalent bonding Bipolour i'e having two different types of charge carriers.
 - For a esemiconductor, the energy gap is small i.e. Eg around lev

0.7ev to 1.5ev



- -> A+ T=0k carriere conc are zero thereby conduction band is empty. Hence conductivity is zero
- -> All serviconductors are insulators at OK
- At room temperature, because of thermal energy a large no of covalent bonds will be broken and equal no of e's and notes are created and there will be a small conduct-ivity in the semiconductor

- Semiconductor possess negative temperature coefficient of resistance
- The a semiconductor there is a diffusion convert
- Definition of Semiconductor:

semiconductor are the elements whose conductivity lies b/w the conductivity of insulator and conductivity of a conductor

Einstein's Equation! -

(**)

()

 (\cdot)

۹

respect to great oscientist Einstein.

In a semiconductor

$$\frac{\partial n}{\partial u_n} = \frac{\partial p}{\partial u_p} = V_T$$

$$\frac{u_n}{\beta_n} = \frac{u_p}{\beta_p} = \frac{1}{V_7}$$

-> It gives the relationship blu diffusion constant mobility and thermal voltage

-> The unit for mobility to diffusion constant

-> The unit for 12 is volt

Diffusion constant of charge carriers (D)!

E diffusion constant
$$\beta_n = \mu_n V_T$$
Hole 11 $\beta_p = \mu_p V_T$
Unit for $\beta !$ — Cm^2/sec

- -> It is a material constant related with the property diffusion
- -> Diffusion constant of the charge coveriers decreases with the temperature

ID = JULY 1 u is more sensitive with temp as compare

$$\frac{1}{2} = \frac{1}{2} = \frac{1}$$

fraction.

NOTE!-

$$\frac{g_n}{g_p} = 2.1$$

Mass Action Low: -

$$np = n_i^2$$

It estates that, "In a esemiconductor (intrinsic or extrinsic) under thermal equilibrium the product of electrons and holes will be always a constant and is given by sequence of intrinsic concentration.

- The law is mainly used for extrinsic semi--conductor to calculate minority carrier conc.

For n-type semiconductor !-

Majority caviers are \bar{e} 's = n_n Minority // holes = P_n

$$P_n = \frac{n^2}{n_n}$$

For p-type semiconductor :-

Majority couviers are holes = Pp Minority // E/s = np

$$n_p = n_i^2$$
 p_p

۹

)

۹

()

$$n_n P_n = n_p P_p = n_i^2$$

The an intrinsic esemiconductor, e's and holes conc. are n & p respectively. By adding impurity atoms; the E & hole conc. are n, & P, respectively then the following relation is acceptable

Before Doping After Doping np = n,2 n, p, = n, 3 $n_p = n_i p_i$ Hence np = n,p, = n,2 Intrinsic Concentration (n;)!-Intrinsic = Purce It is the conc. evailable in the pure semi - conductor at a given temperature $n = p = n_i$ ni2 = AoT3 e EGYKT where Ao = material constant

$$\dot{n}_{1} = \sqrt{A_{0}} T^{3/2} e^{-E_{G}}/2kT$$

-> Intrinsic concentration in a semiconductor depends on (1) Temperature

Thtrinoic concentration is a solt (b) T3/2

-> Intrinsic concentration n; is & (a) 73

- -> Intrinsic concentration increases with the temperature as a non-linear variation. -> When compare to Si, Gre is having larger value of n; and it is due to smaller value of energy gap A+ 300K!-For Gie -> n; = 2.5 x 1013 atoms/cm3 For Si -> n; = 1.5 x 1010 extorms /cm3 Electrical Properties of Germanium & Silicon! Properties Atomic No. Total No of atoms / cm3 4.421 X 1022 5 × 1022 Density of atoms Intrinsic conc. ni at 1.5×1010 2.5 × 10¹³ 300k (atoms/cm3) Intrinsic resinstivity P at 9. 230,000. 45 300K (2) cm 9 5. Leakage current (Io) UA. nAMax operating Temperature 75°C 175°C 9 T Power handling Capability low high
- 3 8. E 010 q. EGI300 9 10 Mn
- 9 11 Up.

(3)

٩

(ق

۹

(1)

- 12 Dn.
 - P P 13

Si + 02 -> SiO2

Cheapent insulating material

- -> Silicon is more fancy when compare to Greduce to
 - (1) Smaller leakage curvent
 - (11) High temperature application
 - (111). Suitable for low power & high power. handling
 - (IV) Plenty available on the swiface of earth
- by inemiconductor device manufacturer
 - (V) Cheapent Material
 - (VI) Favourable properties to form SiO2

 main

 This is the noceason why Si is fancy
 by IC manufactureers

NOTE !-

- 1. Si when exposed to 1400°c we get liquid si which reacted with 02 to give 5102
- 2. Sion is used to provide isolation in between the components inside the IC

Bisadvantage of Si:

The main disadvantage of Si is smaller conductivity

Diffusion & Diffusion current!

- -> Biffusion is a natural phenomenon.
- The migration of charge coverients from higher conc. to lower conc. or from higher density to lower density is called diffusion.
- -> Diffusion is mainly due to conc. gradient

dn -> 5 lope -> Gradient

dn -> e conc. gradient

 $\frac{dP}{dP} \rightarrow \text{hole } "$

Sinconductor

Higher Lower Conc.

- Diffusion current flows only in semiconductors.
- Jn a esemiconductor, diffusion is due to unequal distribution of charge coveriers

NOTE :-

(1)

٩

9

In metal, E conc. is very high (n=1028/m) and therefore E are arranged with equal.

distribution Hence diffusion cannot takes place

Tiffusion is also associated with random

motion of charge the coveriers due to thermal

Vibrations.

enath of Diffusion! L = VB.7 cm D > diffusion constant of charge C -> coverer lifetime / Average lifetime Length of diffusion is average length Since D = UVT · L = VULVT Cm Length of diffusion depends on (1) Diffusion constant of charge coverers (11) Mobility of charge carrier. (111) carrier life-time (IV) Temperature. Electron diffusion length, In = VAnta cm MHole diffusion length, Lp = VapTp cm E diffusion current density, Tunction $J_n = +9 \beta_n \frac{dn}{dx} A/cm^2$ (Biff) Hole diffusion current density, Jp (Aiff) = -9, Ap dP A/cm? Electron diffusion current :-

In (Aiff) = In (Aiff) x Area

Hole diffusion avocent Ip (Diff.) = Ip (Diff.) X Area Note! -By default always consider unit cross sectional area Total current density in a isemiconductor! The total convert density in a semiconductor J = Jn + Jp A/cm? Jn = Jn (AITT) + Jn (ARIFT) Jn = 9 Pndn + nqunE A/cm Jp = Jp (Drift) + Jp (Diff.) Jp = Pq. Up& - q. Apdp A/cm2 O NOTE: Drift concent depends on (1) conviere conc. (11) Charge (III) Mobility of charge coveriers CIV) Field intensity Drift aucent mountydepends on field intensity Diffusion awarent mainly depends on concentr. -ation gradient > In a semiconductor total diffusion current density is given by J (Diff.) = Jn (Drift) + Jp (Diff.) to andn - o ap dp

Quest- If drift velocity of holes under the field gradient of 100 V/m Find its mobility

Ansi- &= 100 V/m

Va = 5m/sec

= 5 = 0.05 m²/vsec / Ansi

Quest The coveriese mobility in a semiconductor

Ans: - U = 0.4 m²/vsec

 $\beta = ?$ At T = 300k $V_T = 26 mV$

 $D = UV_{7}$ = 0.4 (26 × 10⁻³.

= 0.0104 m2/sec , Ans.

the diffusion constant in a semiconductor are looused and looking sec respectively.

Find the diffusion length of charge coverier

Ans: - F = 100 UISec

B = 100 cm²/sec.

L = √25

= V100 x 100 x 10-6

= 0.1 cm, Ans

aues: - A osample of n-type semiconductor has E density of 6.25 × 1018/cm3 at 300K. If the intrinsic conc of charge carrière in the sample is 25 x1013 cm3. Find the hole conc. Ans: N-type SC $n = 6.25 \times 10^{18} / \text{cm}^3$ $h_i = 2.5 \times 10^{13} / \text{cm}^3$ By Mass action Law $P = \frac{n^2}{n} = \frac{(2.5 \times 10^{13})^2}{6.25 \times 10^{18}} = \frac{10^{18}}{cm^3}$ ·Quesi- A flat Al ostrip with a resistivity of 3.44 X 10-8 sz m and a length of 5mm with a cross-sectional larger is 2x10 mm? is osubjected to a current flow of 50 m A Fird Voltage drop across it Ans: - P = 3.44 x 10-8-12 1 = 5mm a = 2 x 10 4 mm? I = 50mA $R = P = 0.86 \Omega$ V = IR = 43 mV, Ans

(

۹

439

٩

(3)

8

۹

(3)

٠

۹

(9)

(9)

9

aues! - A semiconductor Wafer is 0.5 mm Hick A potential of loops is applied across the thickness

(1) What is the & drift velocity ?if the mobility is 02 m2/vser

(11) How much time is required for an e to mon

Ans - (1)
$$2c = 0.5 \text{ mm}$$

$$= 0.05 \text{ cm} = 0.5 \times 10^{-3} \text{ m}$$

$$V = 100 \text{ MeV}, = 10^{-4} \text{ V}$$

$$E = 10^{-4} \times 10^{-2} = 0.2 \text{ Voit/m}$$

$$0.5 \times 10^{-3}$$

$$V_d = UE$$

$$= 0.2 \times 0.2 = 0.04 \text{ m/sec}.$$

(11) $t = \frac{\infty}{\sqrt{2}}$

$$= 0.5 \times 10^{-3} \times 10^{2} = \frac{5}{4} \times 10^{-2}$$

$$= 0.5 \times 10^{-3} \times 10^{2} = \frac{5}{4} \times 10^{-2}$$

$$= 0.5 \times 10^{-2} \text{ isce}.$$

(aues: A small conc. of minority conviews are injected into a homogeneous, semiconductor crystal at one point and having electric field of 10 V/m is applied across the crystal shows of 10 V/m is applied across the crystal will be moving a distance of 1cm in 20 usec calculate the mobility in cm/sec.

Solp - . E= 10 V/cm = 10 of V/cm

£ = 20 USEC = 20 × 10-6 SEC.

x = 1cm

 $v_{d} = \frac{x}{t} = \frac{1}{20 \times 10^{-6}} = 50,000 \text{ cm/sec}$

 $M = \frac{V_d}{c} = \frac{50,000}{5000} = \frac{5000 \text{ cm}^2/\text{vsec}}{10000}$

cours! - In Gie, leakage convert are 5 MA at 10°C: Find its value when the temperature is 25° C.

$$T_{0}(T_{1}) = 5 \text{ MA}$$
 $T_{1} = 10^{\circ} \text{C} = 283 \text{K}$
 $T_{0}(T_{2}) = 7$ $T_{2} = 25^{\circ} \text{C} = 298 \text{K}$
 $T_{0}(T_{2}) = T_{01} \left[2^{(T_{2}-T_{1}/10)} \right]$
 $T_{02} = 5 \left[2^{25-10/10} \right] = 14.14 \text{ MA, Am}$


NOTE !-


(1)

Semiconductor is non-linear element Hence we can't applied ohm's Law

Intrinsic Semiconductor!

- -> also known as pure semiconductor or national semiconductor or non-degenerate semiconducto:
- The outermost orbit in an atom is known as (3) valency band.
 - -> The max no of valency E's are 8.





- -> The condition for intrinsic esemiconductor n=p=n;
- -> Because of opposite charges electron & hole always move in the opposite direction.

٠

۹

8


٠

۹

٨

()

- -> convert direction is opposite to the flow of E's
- -> convert direction is in the direction of



- To a semiconductor, & and holes always moves in opposite direction but they contribute the current in the same direction
- The free e's will be moving in the conduction band and will contribute same current and at the same time hole will be moving in the Valence band and will contribute the same current and the total current is electron current those current.

(1) Conductivity of intrinsic semiconductor! -

$$\sigma_i = n_i u_n + p_i u_p$$

but $n = p = n_i$
 $\sigma_i = n_i v_i u_n + u_p_i$

but n; 2 T3/2

Hence To with 1 in Tous a non-linear

(II) Intrinsic Resistivity!
$$f_{i} = 1$$

$$P_{i} = 1$$

$$n_{i} \circ [u_{i} + u_{p}]$$

Disciplification of intrinsic semiconductor! -

The major disadvantage is smaller conductivity

NOTE! The vonly electronic device fabricated with intrinsic semiconductor is PIN diode

.111) Greneration of E hole pairs!

of E's and holes are created This process is called as generation of E hole pair.

(IV) Recombination:

is known as recombination.

- -> Awing recombination, free \(\varepsilon \) and hole both will disappear and a covalent bond is created
- -> During the recombination, the free & will be falling from conduction band to valency band to recombine with the hole.

(V) Covier lifetime (T)!-

- of covalent bond until its recombination
- -> 7 is average lifetime.
- -> I is in the range of usec to nsec.

NOTE:

- -> Hole is basically a valency electron for assumed with a tre charge
- -> Hole is considered with a tre mass


.

Lecture - 4 - The process of adding the implusities to the semiconductor is called doping. Joping increases the coverier concentration and hereby increases the conductivity Trivalent / Acceptor impurities: By Ad, Gra & In Pentewalent / Donor impurities: - P, As, Sb & B1 impurity atom. More affinity Doping is based on 1:106 or 1 in 10 or 1 Standard Doping Concentration: (1) Moderate Doping -> 1: [106 to 108] -> P N

(11) Lightly Doped -> 1: 1011 -> P N (III) Highly/Heavely doped -> 1:103 -> The minimum doping required to convert intrinsic semiconductor to extrinsic esemiconductor is 1:108 -> When intrinsic osemiconductor is lightly doped it will remain intrinsic -> ** With 1:10 doping in Gie, - 1 by 12 times > * with 1:10+ // 11 11 / ~ // (cupprox 120 Hm -> In a natural osemiconductor / intrinsic semiconduy Decourse of unequal distribution of charge coverer there will be always a & diffusion current * - Even when a voltage is applied there will be no drift auscent The impurities atom or doping or impurities profile can be homogeneous or non-homogeneous > The impurities profile must be introduced, built in electric field or internal electric field in the esemiconductor uso that esemiconductor

will not be having a drift awarent along with

It will remain intrinsic But due to the impurity profile there will be drift current along with a diffusion avocent.



The impurity profile will be maximum on the swiface of a isemiconductor where it is introduced and the profile gradually decreases as a exponentially decaying function with the distance into the semiconductor.

NOTE! -

-> Trivalent and pentavalent impurities when added to the overniconductor will introduce built in electric field.

Ore-Sicrystal :-


- to the Gre as impurities, we get Gre-Si Crystal.
- -> The nature of the bonding is covalent bonding
- -> At OK there will be working as a insulator.
- -> At 300k they will be working as intrinsis

Extrinsic Semiconductor/Boped Semiconductor:

or degenerate SC or compensated SC.


Types of Extrinsic Semiconductor: -

- (1) N- type semiconductor or BONAR: -
- -> The impurity is pentavalent



NOTE !-

- -> BONAR energy level is a discrete energy level.
- of pentavalent atoms added to the semicanduce
- will be existing in the donor energy level.
- The additional energy required to detach the fifth E from it's orbit = o olar for Gie.
- -> n-type eservicenductor at ok will be working as a insulator
- No. of 5th $\bar{c} = \frac{51}{5 \times 10^{22}} \frac{\text{atoms } \times 10^{8}}{\text{cm}^3} \times \frac{1}{10^8}$
 - = 5×1014 atoms/cm3



8 holes are minosity coveriers

- The n-type osemiconductor , every impurity atom will be donating one & into the conduction band and therefore it is also called as a donar.
- -> Bonave level ionisation indicates the fifth e's moving from donave energy level into the conduction band
- temperature (i.e. as tempt is increasing from OK to 300K, the fifth & will be moving from donar energy level to conduction band)
- is completed (i.e. the fifth & of all the impurity atoms as shifted from donar energy level into the conduction band)
- -> Above 300K there is no donar level ionization
 - The fifth E will be moving from donar to

energy level to conduction band and at the same time because of thermal energy a large no of covalent bond are broken and equal no of e's a holes are created and all these e's will be moving from valence band to conduction band. The e concentration in the conduction band is more greater than the hole concentration in the valence band. The e are majority and holes are minority cavagers.

(3)

 \odot

়ি

-> Majority carocious will contribute more current with leas noise

-> Minority carriers will contribute less current and more noise.

-> Minority convoice noise is thermal noise/white noise / Johnson noise. It increases with the temperature.

minority carriers will vibrate and due to thermal vibration they produce more noise.

-> The condition for n-type esemiconductor is

n > n; P < n;

The n-type semiconductor, as a conc. increase above n;, the hole conc will be falling below n; and this is due to a large no of recombination

-> According to law of electrical neutrality

 $N_{0}+P=N_{A}+n$

In n-type semiconductor

 $N_A = 0$ $N_B + P$

where
No = Bonox conc
ox
density of


density of donox atom

 $n \approx N_{\theta}$

- added to the semiconductor
- In n-type semiconductor, curvent is predone inated dominated by electrons.
- In n-type semiconductors, the free & conc.

 1's approximately = density of donor atoms
 - (i.e. approximately equal to NA)
- is almost negligible.
- -> The conductivity of n-type semiconductors is

- -> Representation of n-type semiconductor is
- In n-type semiconductor, after donating the & will be gaining the tre charge and will of become tre ion



P-type semiconductor or Acceptor! -The impurity is trivalent Cryotalline ostructure at OK ordleV C 0.05 CVIS CB Borro Ecro r. Acceptor energy level -> Acceptor energy level is a discrete energy level created just above the valency band. -> Acceptor energy level denotes energy level of all the trivalent atoms added to the pur serviconductor > p-type semiconductor at OK will be works as a insulator. Cryotalline estructure at 300K: AB O Hule

3

()


9

3

In p-type semiconductor, every impurity atom will be receiving one è to complete its covaler bond Hence it is acceptor → Since P>>n In p-type semiconductor at room tempt, because of thermal energy a large no of. covalent bonds will be broken and equal no of E's & holes are created and most of these E will be moving from valency band to acceptor energy level to complete the bording and a very few e will be moving from valency band to conduction band and therefore holes are majority carriers. The hole conc. in valency band is far greater than hole conc. in conduction band Hence holes are majority carrier and ē are minority coveres. In p-type, semiconductor, current is dominate by holes. > Positre type semiconductor (>> P-type > The condition for p-type semiconductor is $P > n_i$ $n < n_i$ In p-type semiconductor as hole cone is increasing above in, the hole cone will fall below ni This is due to large no of bording According to law of electrical neutrality: No +P=NA+n In p-type semiconductor $N_{P}=0$ $P=N_{A}+n$ and $P\approx N_{A}$

The conductivity of p-type esemiconductor is p = nquln + pquip v/cm p = pquip v/cm p = pquip v/cm

Representation of p-type esemiconductor!



Low of Electrical Neutrality:

 \rightarrow It is based on law of conservation of charge \rightarrow i.e. total tre charges = total -re charges $\frac{1}{2}$ $\frac{1}{2}$

NA = Acceptor conc. 8 is associated with the NA = Acceptor conc. 8 is associated with -ve charge!

$$\Rightarrow$$
 $N_B - N_A = n-P$

-> Any semiconductor accepting how of electrical neutrality will be always electrical neutrality

-> For intrinsic esemiconductor 1-

$$N_A = 0$$

$$P=n$$
 $P-n=0$

It is electrically neutral.

-> For n-type esemiconductor!-

$$N_A = 0$$

For p-type isemiconductor! -.

$$P = N_A + n$$

$$P \simeq N_A$$

-> All semiconductors are electrically neutral

Cures N-Type semicorductor is.

- (a) vely charged (b) trely charged
- (c) No charge estable jet) electrically neutral

Lecture -5

intrinsic as well as p-type & n-type.

Ques: - calculate intrinsic conductivity and intrinsic ocessistivity of Gre at 300k. Assume n; = 2.5 x 10/3 atom;

Un = 3800 cm²/vsec Up = 1800 cm²/vsec

Soln:- = n; 2 [wn + wp]

= 2.5 × 10¹³ × 1.6 × 10⁻¹⁹ [3800 + 1800]

= 0.0224 25/cm

 $= \frac{1}{0.0224} = 44.6 \Omega cm$

purce Si at room temperature n; = 1.5 × 1010 atoms/ un = 1300 cm²/vsec Up = 500 extm²/vsec

\$5010:- 0; = n; q [un + up]

= $1.5 \times 10^{10} \times 1.6 \times 10^{-19}$ [1300 + 500]

= 4.32 × 10-6-5/cm

 $f_{i} = \frac{1}{4.32 \times 10^{-6}} = 231481 \Omega cm$

donox impurities to the extent of I impurity atom
for every 107 atom, calculate

(1) Bonor conc.

(11) Electron & hole conc.

(111) conductivity & resinstivity of doped servicoirductor

(IV) How many times conductivity is increased in the osemiconductor due to doping? Assume total pp of atoms = 4.421x10./cm3 n; = 2.5 × 1013 atoms/cm3 un = 3800 un3/vsec ULP = 1800 11 Soln: (1) No = total no of atomo/cm3 x Impurity ratio 4421 × 1022 × 107 = 4.421 × 1015 atoms/cm3 In n-type semiconductor (11)n ~ No = 4.421 x 1015/cm3 $P_0 = \frac{n_1^2}{n} = \frac{(2.5 \times 10^{13})^2}{4.421 \times 10^{15}}$ P = 1.41 × 1011/cm3 TN = Na ? Un (111) = 4.421 x 1015 x 1.6 x 10-19 x 3800 = 2.68 T/cm $f_{N} = 1 = 0.373 \Omega cm$ (IV) Before doping the osemiconductor is intrinsic. = n; 9 [Un + Up] = 2.5 x 10¹³ x 1.6 x 10⁻¹⁹ [3800 + 1800] = 0.0 224 To /cm By adding donor impurities 1: 107 the conductivity of semiconductor is increased from 0.0224 to/cm to 2.68 J/cm. Increased conductivity due to doping 1 = 2.68 = 119 = 120 times 0.0224

ours: - A pure esemiconductor is doped with acceptor impurities to extent of 4 impurity atom for every imillion of atoms (106) calculate its conductivity Soln:-Acceptor impurition = 4:106 Total no of atoms = 5 x 1022/cm3 n; = 1.5 × 1010 atoms/cm3 Un = 1300 cm2 V/sec up = 500 " NA = 5 x 1022 x 4 = 2 x 1017 atom/cm3 op = NA 2 Mp 2 x 1017 x 1.6 x 10-19 x 500 ~ 16 V/cm Quest- A purce semiconductor (Si) is doped with donor impusities to a extent 1:106. Calculate (1) Conductivity due to majority coveriors (11) " in minority Assume total no of atoms = 5 × 1022/cm3 n; = 1.5 × 1010 atoms/cm2. Un = 1300 cm² /Vsec dip = 500 11 11 Soln! -In N-type semiconductor

٩

٩

٩

(3)

٩

٠

۹

٧

۹

(ĕ)

(زِرُّ)

(3)

3

(E)

۹

(3)

٩

3

 $= 5 \times 10^{16} \times 1.6 \times 10^{-19} \times 1300 = 10.4 \text{ T/cm}$

P = No Un o

(1) canductivity due to majority coveriers:

$$N_{B} = \frac{1000}{100} = \frac{1000}{100} \times 1.R$$

$$= \frac{5 \times 10^{22} \times 1}{100} = \frac{5 \times 10^{16}}{100}$$

$$= \frac{n_{1}^{2}}{N_{B}} = \frac{n_{1}^{2}}{N_{B}} = \frac{1000}{100} \times 1.6 \times 10^{-19} \times 500$$

$$= \frac{(1.5 \times 10^{10})^{2}}{5 \times 10^{16}} \times 1.6 \times 10^{-19} \times 500$$

Quest In a semiconductor at room temperatural the intrinsic conc. & intrinsic scesistivity are 1.5 × 10¹⁶ / cm³ & 2 × 10³ Ω m respectively. It is converted into extrinsic semiconductor with a cloping concentration of 10²⁰/cm³ for the extrinsic semiconductor calculate

(1) Minority coverier concentration

(111) Resisstivity

(111) Electron mobility

(IV) Minority carrier conc. when its temperature is increased to a value at which the intrinsic carrier conc. is doubled.

Assume up the mobility of majority coveriers is equal to the mobility of minority coveriers.

Soln:
$$=\frac{1}{2\times10^3}$$
 $=\frac{1}{2\times10^3}$

Minority coverier conc = $\frac{n_i^2}{\text{Poping conc}}$ $= \frac{(1.5 \times 10^{16})^2}{10^{20}}$

= 2.25 × 10 13/m3

V7 = 26 mV Un = 1350 cm? / Vsec.

્ં)

(3)

(3)

8

(ž)

(3)

()

*

(3)

()

(1) The magnitude of electric field at x = 0.5 mum Na= 1016/m3 ca) 1-kV/cm (b) 5kV/cm Set lokV/cm (d) 26 KV/cm density (11) The magnitude of E drift at of = 0.5 um 15 (a) 4.32 X 103 A/cm2 (b) 6.48 x 102 A/cm2 (ce) 2.16 × 104 A/cm2 (d) 1.08 × 104 A/cm? Soln: - (1) | & | x=0.5um = ? $|\xi|_{x=0.5 \text{ mm}} = \frac{|V_{x=0.65 \text{ mm}}|}{x=0.5 \text{ m}} = \frac{0.5}{0.5 \times 10^{-6} \text{ m}}$ 181 = 10° V/m = 104 V/cm = 10 kV/cm (11) 1 Jn (Arift) = ng, un 18/20=0.5 um n = Na = 1016/cm3 $= 10^{16} \times 1.6 \times 10^{-19} \times 1350 \times 10^{4}$ = · 2.16 × 104 A/cm² Minimum conductivity in the semiconductor: -The conductivity of a semiconductor is = = nquin + Pquip -C1) > By mass action law $P = \frac{n^2}{n} - (11)$ substitute eq-(11) in eq-(1), we get = nquin + ni2quip Differentiate above egn with n do = quin + (-1, p) n, 2quip

=>
$$\frac{d^2 - d^2}{dn^2} = 0 + (+\frac{q}{n^2}) n_i^2 q_i u_p$$

Since second derivative is the , we get condition of minimum conductivity in a semiconductor

The title equation of min conductivity can be obtained by $d\sigma = 0$

=>
$$0 = \sqrt{4n} - \frac{n_1^2}{n^2} \sqrt{4n}$$

=> $u_n = \frac{n_1^2}{n^2} u_p$ => $n^2 = n_1^2 \frac{u_p}{u_n}$
=> $n = n_1 \sqrt{4p}$ — (A)

- (3)

 (\cdot)

()

٨

(3)

3

The above equation indicates the conc. of E's in the esemiconductor when conductivity is minimum

Substitute eq.(A) in eq.-(11)
$$P = \frac{n_i^2}{n_i \sqrt{\mu p}} \Rightarrow P = n_i \sqrt{\frac{\mu n_i}{\mu p}}$$

Equation -B denotes conc. of hole in the semiconductor when conductivity is minimum substitute eq-(A) & (B) in eq-(1), we get

the equation for minimum conductivity

$$= n_i \sqrt{\underline{u}_n} q_{un} + n_i \sqrt{\underline{u}_n} q_{up}$$

aus: A esemiconductor has the following parame - eters un = 7500 cm²/vsec Up = 300 11 $n_1 = 3.6 \times 10^{12} / cm^3$ Find (a) min. (b) Hole conc. in the semiconductor when Tis min. conc in the semiconductor when is minimum. Soln: - (1) min = 29 n; Vunup = 1.7 × 10-3 ~/cm (11) $P = n_i \sqrt{un/up} = 1.8 \times 10^{13} / cm^3$. (111) n = n; \up/un = 7.2 x 1011/cm3 Ques: The diffusion constant for hole in Si is 13 cm²/sec. What is the diffusion current if the gradient of hole conc. is -2 x 1014 holo/cm3 (a) -0.416 mA (b) $-3.2 \times 10^{-5} \text{A}$ cc) +32 u.A(set) + 0.416mA Soln Ip(piff.) = Jp(piff.) x Area = - V Dp dP x Area By default, Area = 1 cm? IP (A) FP.) = -1.6 × 10-19 (13) [-2×1014]x1.

= + 0.416 mA, Ans

•

Gallium - Arsenide (Gras):-

- 9 TH is a compound obtained with Gra from 3rd group & As from 5th group
- It is the best example of direct burdgap semiconductor material.
- energy released in the form of light.
- Grans emits Infrared radiation
 - -> Ceilling Noltage = 11.31
- -> EGO = 1.43 eV

٩

- -> Un = 5600 cm²/vsec + 8500 cm²/vsec Up = 400 cm²/vsec
- -> Higher conductivity
- -> Sitting times are very ismall:
- -> Suitable for microwave switching application
- fastest esemiconductor material.
- Low noise microwave material
- proise i'es very esmall
- Grads is used in the fabrication of lover, LED, PIN diode, IMPATT diode, Tunnel diode, Varactor diode and microwave Ic's
- An alternative for GaAs is Inp
- of Grads exhibits -ve differential mobility & due to this property it is more suitable for higher frequency or microwave application

- The nature of bonding in GaAs is mixed bording. For objective type -> it is covalent bonding.
- or p-type GaAs by adding amphoferic material
- when Gie, Be, Zn, Cd are added to gallium arosenide they will be working as acceptor in Gials and they was replace the Gia so we get P-type Gials
- will be working as donors in Gras and replace the As. we and we get n-type Gras
- -> When Si is added to Grass, we get n-type Grass.

Carrier Concentration: -

They are charge carriers which are contributions

Correier Conc. in intrinsic semiconductor:

In intrinsic esemiconductor covorier conc. means E 8 hole conc

Effect of temperature on carrier conc. in intrinsic semiconductor:

 $n=p=n_1$ But $n_1 \propto T^{3/2}$

Hence n1 withT1 & P1 with T1

In intrinsic esemiconductor carrier concinereases with the temperature.

Effect of temperature on the conductivity of intrinsic isemiconductor!

 $T_i = n_i \cdot \left[\text{Luntup} \right]$ $T_i \cdot \left[\text{An}_i \right]$ but $n_i \cdot \left[\text{AT}^{3/2} \right]$ $T_i \cdot \left[\text{With T} \right]$

In intrinsic esemiconductor, conductivity increases with the temperature.

Effect of temperature on the mobility of charge carriers:

Mar-m

٩

3

 $\widehat{(}$

۹

(

3

(1)

Mobility of charge carriers is always dec with the temperature.

coverier conc. in extrinsic osemiconductor:

In extrinsic isemiconductor, conductives mainly due to majority carriers and therefore in extrinsic SC carrier concorneans majority carrier concorneans

Effect of doping on coverier conc. -

N-type SC

Majority carociors are E's Majority carociors are holes:

P=NA

P=NA

doping.

Effect of doping on majority & minority coveres:

Majority coveres are $\overline{\epsilon}$'s $n \approx N_{P}$ Minority coveres are holes $p = \frac{n_{1}^{2}}{n} = \frac{n_{1}^{2}}{N_{P}}$ For P-Type SC

Majority covoriers are holes P=NA

Minority carriers are E'S $n = \frac{n_i^2}{P} = \frac{n_i^2}{N_A}$

Majority coverier conc. & Doping
Minority coverier conc. & 1

Doping Conc.

Doping inc. majority coveriers and simultancounty dec minority coveriers.

Effect of doping on the conductivity of extrinoic exmiconductor:

For N-type SC

Un ben = Na

GN & NB

For P-type sc TP = NAquip In extrinsic esemiconductor, conductivity inc. with the doping.

- -> A highly dopens semiconductor exhibits metallic properties i.e.
 - (1) Very larger conductivity
 - (11) NTC of resistance in the semicorductor will become PTC of resistance.
- (III) Bipolar nature of semiconductor will worked
- -> A highly doped semiconductor will work as a conductor.

Effect of doping on the mobility of charge courses:

As doping increases, the conc. of atoms in the semiconductor inc. and thereby mobility of charge carriers decreases.

Mobility of charge carriers will always decreases with doping.

NOTE! -

۹

 \bigcirc

In the absence of any derived equation for mobility we always consider mobility of charge carriers will remain same before and after the doping for solving the proble Effect of temperature on majority & minoric carriers:

considering a bar of si material when it is pure, n=p=n;

= 1.5 x to 10 atoms/cm3

By adding pertervalent impurities of 1:106, semiconductor becomes n-type $Np = 5 \times 10^{22} \times 1 = 5 \times 10^{16} \text{ atoms/cm}^3$

In N-type semiconductor at 300K Majority carriers are \bar{e} 's $n \approx N_B \Rightarrow 5 \times 10^{16}/\text{cm}^3$ Minority carriers are holes $P = n_1^2 = (1.5 \times 10^{10})^2$

 $P = \frac{n!^2}{n} = \frac{(1.5 \times 10^{10})^7}{5 \times 10^{16}}$

P = 4500/cm3

Let Temp ↑ i.e. T>300K

Let 106 covalent bonds are broken

Thermally generated E's => 106/cm3, holes => 106/cm3

10° E's will be moving from VB to GB

Total no of \overline{e} 's in the CB $n = 5 \times 10^{16} / \text{cm}^3 + 10^6 / \text{cm}^3$ (n = Np + P)

n = 5 x 1016/cm3

1 in majority cavorier conc. due to tempt is negligible

Total no. of holes in the VB $P = 4500/\text{cm}^3 + 16^6/\text{cm}^3$ $\Rightarrow P = 10^6/\text{cm}^3$

1 in minority coverier conc. is almost independent of temperature

Minority coverier conc. will be increasing with

the temperature.


APPEC C

Lecture -6

Effect of temperature on the conductivity of extrinsic semiconductor:

for extrinsic semiconductor

-> At OK carrier conc. Is zero Hence, conductivity is zero



- -> Semiconductor curves are always non-linear OK-
- -> Below room temperature in extrinsic isemiconductor the conductivity increases and at room temperature conductivity is maximum and after room temperature
- the conductivity decreases with temperature (due to mobility)
- -> At civile temperature (Tc) minority caviller conc = majority caviller conc. then the extrinsic semi--conductor became intrinsic
- is minimum and min is slightly greater than to

AT TOK!

٠

٩

(%)

(3)

₩.

(3)

(**;)

(3)

۹

٩

(:)

 (\cdot)

٩

۹

carrier conc are zero and therefore conductivities zero and extrinsic semiconductor at ok will be working as an insulator.

At OKKTK300K:-

As temperature is increases because of thermal energy, a large no of covalent bonds will be broken and equal no of electrons and holes are created and due to the doping majority and minority carriers are created and the conductivity of the extrinsic semiconductor will be increases with the temperature.

AT T= 300K! -

The conductivity of extrinsic semiconductor is maximum.

At BOOK KTK To !-

- -> Majority carrier conc will remain almost independ-
- -> Minority carreier conc. will be increases with the
- -> The temperature is increases, mobility of charge carriers decreases and therefore the conductivity of extrinsic semiconductor will be decreases with the temperature

A+ T=Tc!-

At curier temperature minority avoier conc approaches majority coverier conc. and extrinsic semiconductor will become intrinsic semi- conductor and conductivity will become minimum.

町った!一

Above the curic temperature, since the semiconductor is intrinsic, its conductivity will be increases with the temperature.

- Conductor will work as intrinsic esemiconductor
- (1) At very high temperature extrinsic semiconductor will become intrinsic esemiconductor
- (11) At low temperature, the conductivity of extrinsic semiconductor will be increases with the temperature.
- (III) In extrinsic semiconductor as temperature increases, its conductivity decreases

 (consider above 300K)

٠

٠

4

٨

٩

(3)

٨


 $\langle \cdot \rangle$

(3)

4

٩

٧



Exact Energy Band Diagram! -

- -> Ec min energy of the conduction bound of the edge of the conduction bound
- The max energy of the valence band or energy at the edge of valence band.
- The energy possessed by free & will be in the trange of (Ec to a)

The conc of $\bar{\epsilon}$ in the conduction bound is given by $n = N_c e^{-(\bar{E}_c - \bar{E}_F)}/kT$

08

where $E_F = Fermi energy in eV$ $N_C = material constant and is a function of temperature$

$$N_{c} = 2 \left(\frac{2\pi K T m_{n}}{h^{2}} \right)^{3/2}$$

$$N_{c} = 2 \left(\frac{2\pi R}{h^{2}} \frac{m_{n}}{h^{2}} \right)^{3/2} + 3/2$$

where h = Planck's constant = 6.64 × 10-34 Jsec

If T=300, then

Nc =

orduction band

mn = effective mass of &

Effective mass of the E is the mass of e in the given material when E is revolving in its orbit

For Si $\frac{m_n}{m} = 1.08 = > m_n = 1.08 m$

 $=> m_n = 1.08 \times 9.1 \times 10^{-31} \text{ kg}$ rest mass of $==> 1.08 \times 9.1 \times 10^{-31} \text{ kg}$ (9.1 × 10-31 kg)

mass of E i.e. [mn > m] i.e. 8% greater

Concentration of hold in valence barral:

The energy possessed by holes in valence bar is in the range of (- as to + Ev)

The conc of hole in the valence band is $P = N_V \mathcal{E}^{-(E_F - E_V)}/kT$

a function of temperature NOTE:

NV is approxima

- ely equal to

density of

ostates in

Valency band

 $N_V = 2 \left(\frac{2\pi K Tmp}{h^2} \right)^{3/2}$ $= 2 \left(\frac{2\pi K mp}{h^2} \right)^{3/2} T^{3/2}$

=> $N_V = -\frac{3}{2}$

If T=300k, then

 \Rightarrow $N_V =$

mp = effective mans of hole

Fox Si

 $\left(\frac{mp}{m}\right) = 0.56$ => $mp = 0.56 \frac{m}{m}$ TE mass of proton (1.6 × 10⁻²⁷ kg)

 $mp = 0.56 \times 1.6 \times 10^{-27}$ = $0.896 \times 10^{-27} \text{ kg}$

NOTE: -

٩

(8)

٩

٩

(3)

(3)

(3)

- 1. Effective mass of electron is greater than the rest mass of electron i.e. mn>m
- 2. If mo=mp then Nc=Nv
- 3. Effective mass of hole is greater than effecti mass of E.

Derive an equation for intrinsic concentration no:-

In a semiconductor

$$P = N_V \epsilon_{\rm F}^{-(E_F - E_V)}/kT$$
 — (II)

$$\Rightarrow$$
 $np = N_c N_V e^{-\left[E_c - E_V\right]}$

$$= > n_i^2 = N_c N_V e^{-E_{GI/kT}} - (111)$$

but
$$N_c = 2 \left(\frac{2 \pi K T m_n}{h^2} \right)^{3/2}$$

$$N_V = 2 \cdot \left(\frac{2 \pi R Tmp}{R^2} \right)^{3/2}$$

=>
$$N_{c} \times N_{v} = 4 \left(\frac{2\pi K}{h^{2}}\right)^{3} \left(m_{n} m_{p}\right)^{3/2} - 73$$

Let
$$4\left(\frac{2\pi R}{h^2}\right)^3 \left(m_n m_p\right)^{3/2} = A_0$$
 then

$$=> N_c N_V = A_0 T^3 - (IV)$$

Substitute eq-(IV) in eq-(III)

$$n_i = \sqrt{A_0} T^{3/2} e^{-FG_1/2kT}$$

Formi Energy (EF) ! -

Formi energy in defined as the maximum energy possessed by the E at OK

Fermi energy is defined as the maximu winetic energy possessed by a cut ox

Formi Energy = Max K.E

$$\Rightarrow$$
 $E_F = \frac{1}{2} m v_{max}^2$

where $m = \text{vest mass of } \epsilon$ $= 9.1 \times 10^{-3.1} \text{ kg}$

$$\Rightarrow \sqrt{2F_F} m_{1S}$$

It is the equation for velocity of E terms of fermi energy:

OR

Fermi energy is also defined as the energy possessed by fastest moving E at OK.

Fermi-Dirac Function! - f(E)!-

-> It is also called as fermi-dirac probability function.

→ f(E) indicate the probability E existing as a function of E

For metal or semiconductor
$$(E)$$

$$f(E) = \frac{1}{1 + E^{(E-E)}/kT}$$

where E = Energy possessed by the Einel

(1)
$$E > E_F$$
, $f(E) = \frac{1}{1 + e^{+\infty}} = \frac{1}{1 + \infty} = 0$

This indicates no $\bar{\epsilon}$ are available in the semiconductor with energies $\bar{\epsilon} > \bar{\epsilon}_F$ Since the probability answer is 10.

(11)
$$E < E_F$$
, $f(E) = \frac{1}{1 + e^{-20}} = \frac{1}{1 + 0} = 1$

Since probability is 1 it indicates at T=0K, E'S are available in the semiconductor with energies $E < E_F$

$$A+T \neq OKT>OK:-$$

If $E=E_E$, $f(E)=\frac{1}{1+e^o}=\frac{1}{2}$ or 0.5 or 50/

- -> Fermi level is the characteristic level with 50% probability of being filled, if no forbidden band exists.
- -> In metal probability of @ existing is 1 or loop
- The semiconductor if the probability of a existing is f(E) then probability of hole existing in the semiconductor is [-f(E)]

Fermi Level in intrinsic semiconductor:

In intrinsic semiconductor

$$=> N_c \varepsilon^{-(E_c-E_F)/kT} = N_v \varepsilon^{-(E_F-E_v)/kT}$$

$$= > \frac{N_{c}}{N_{v}} = e^{-\frac{E_{F} + E_{v} + E_{c} - E_{F}}{KT}}$$

$$\Rightarrow \frac{\log N_c}{N_v} = \frac{E_c + E_v - 2E_F}{kT}$$

$$E_c + E_V - 2E_F = kT \log_e \frac{N_c}{N_V}$$

$$= \sum_{k=1}^{\infty} \frac{E_c + E_V}{2} - \frac{kT}{2} \log_e \frac{N_c}{N_V}$$

In intrinsic semiconductor, formi level dependently on temperature

Couse-(1):-

Let
$$m_n = m_p$$

then $N_c = N_V$

$$\Rightarrow \log_e \frac{N_c}{N_V} = 0$$

$$\Rightarrow E_F = E_c + E_V$$

(8)

(3)

٩

(3)

٨

(8)

(#)

(

Ę)

(<u>;</u>

٩


The fermi level now existing exactly at the centre of energy gap

Cause-(11):

$$A+ T=0K$$

$$E_F = E_c + E_V$$

In intrinsic semiconductor at OK, ferm level is existing exactly at the centre of energy gap.



MOTE! -


In intrinsic semiconductor, fermi level will be existing exactly at the centre of the energy gap under the following conditions:

$$(1)$$
 $m_n = m_p$

Couse-(111):-

Let T = 300K

where T=, 300K




In intrinsic semiconductor at room temperatures, the fermi level will be passing through the centre of the energy gap.

Slightly above the centre of the energy gp]

At room temperature because of thermal energy a no of covalent bond will be broken and equal no of E & holes are created and there will be a small conductivity in the semiconductor.

Case - (1V) !-

Position of formi level in intrinsic semi--conductor at different temperature:



Lecture - 4

Fermi level in n-type enemiconductor .-

(*)

(33)

(B)

(3)

(1)

ુ:)

٠

٩

(*)

٧

(3)

$$=> \frac{N_c}{N_c} = e^{(E_c - E_F)/kT}$$

=> · loge
$$\frac{Nc}{Np} = \frac{E_c - E_F}{kT}$$

$$= > E_c - E_F = kT log \frac{N_c}{ND}$$

It indicates the position of fermi level below the conduction band

In n-type esemiconductor, fermi level is a function of temperature and doping conc

CB

Let
$$T = OK$$

$$\Rightarrow \boxed{E_F = E_C}$$

of conduction band E_V - Donor energy level is always rewret to conduction band as VBcompare to centre

At room temperculaire, in in-type servico-- inductor, feremit level exist just below the donor energy level > In n-type esemiconductor as temperature increases from OK CB to 300K at some intermediate E temperature, the fermi-level will be considering with the E_V donor energy level. ÝВ AE & hole conc. Econc. e conc >> Hole Conc Pifferent: → Shape of E 8 conc. Hole conc. are possible acc. to your choice at 7=300K Density of states pensity of states in CB Ar almost equal Density of States in VB Diagramatic Representation CB. of both E, hole conc. 8 Ec £,9 Fermi level ĒF E > Hole VB Conc.

(11) Effect of Boping!
Aus doping (No) 1

S Let No > No

٩

(4)

<u>.</u>

(کی)

۹

(

٠٤)

(1)

(E)

٤

۱


ᅠ૱.

EC-EF (O, =) [EC < EF

- In N-Type semiconductor, as doping (NB) 1

 EF moves towards conduction band or EF moves
 away from the center of energy gap Hence

 1 with doping
- -> In N-type isemiconductor as doping increases, formi level takes upward shift
- In a highly doped esemiconductor or highly degenerate n-type esemiconductor fermi level will be in the conduction bound




Coose-(IV):-

Shift in the position of fermi level due to doping! -

Shift in the position of Ep wist Ep of intrinsic osemiconductor:

Shift in the position of FF wist center of energy igap:

** Shift = KT loge
$$\frac{n}{n_i}$$
 | eV



Cane-(V)!-

<u>(23)</u>

(1)

Docivation for Shift! -

Shift = EFN-EF

But EFN = Ec - KT loge No

8 EF; = Ec+EV - KT log Nc/NV

Fermi Level in P-Type semiconductor: -

$$P \approx N_A$$


$$= > \frac{N_Y}{N_A} = e^{(E_F - E_V)/KT}$$

$$\Rightarrow$$
 $log_e \frac{N_V}{N_A} = \frac{E_F - E_V}{KT}$

It indicates the position of fermi level above the valence band in the p-type semiconductor

In p-type semiconductor, fermi level is a function of temperature and coping conc.

where T = 300K.



-> In p-type semiconductor at room temperatur formi level exist just above the acceptor energy level. Density of states E & hole conc. Density of estates in , Density of Holeconc estates in Hole conc >> E conc Courc - (111) ! -Mathexmatical Analysis: -Ep-Ev = KT loge NV Effect of temperature: -As temp 1, NV 1 (T>300K) 3 Let NV>NA EF-EV >0 \Rightarrow $E_F > E_V$ EF CH In p-type esemicorductor, as temp I Ex moves away from valence band Ex moves towards the center of energy gap. Hence - I with temperative In p-type semiconductor, the position of formi level for different temperature 13 given above

٠

٩

٨

(3)

66)

(***)


(11)

...)

3

(3)

(*)




Couse-CV):

Shift = EFP Fi

But EFP = Ev + KT loge NV

8 FF: = Fc+FV - KT loge Nc 2 2 2 NV



NOTE !-

To the p-type semiconductor, at curve temperature, the fermi level will be at the center of energy gap and the conductivity will become minimum and also the p-type semiconductor will become intrinsic semiconductor

aues: In an n-type semiconductor, the fermi level lies 0.3 eV below conduction band at 300k, if the tempt is increased to 330. Find the approx new position of fermi level.

Soln: N-Type SC Ec-EF = KT Loge NC No

Since No value in not given and cannot be found the variation of No with the temperature in neglected and therefore

Ec & EF, & T => 0.3eV & 300 - (1) Fc-FF & 330 - (11)

 $E_{c}-E_{F}=\frac{330}{360}\times0.38V=0.338V$

Delow the conduction band if the conc. of donor atoms is doubled find the new position of fermi level.

Assume KT = 0.03eV

Soln: - No = No e-(Ec-EF)/KT

 $N_D = N_C e^{-0.4/0.03} - (1)$

 $2N_{B} = N_{C} e^{-(E_{C}-E_{F})}$ (11)

 $\frac{1}{z} = \frac{e^{-0.4/0.03}}{e^{-(E_c - E_F)/0.03}}$

$$= \frac{1}{2} = \frac{-0.4}{0.03} + \frac{E_c - E_{F_2}}{0.03}$$

$$= \frac{1}{2} = \frac{-0.4}{0.03} + \frac{E_c - E_{F_2}}{0.03}$$

$$= \frac{1}{2} = \frac{-0.4}{0.03} + \frac{E_c - E_{F_2}}{0.03}$$

$$= \frac{1}{2} = \frac{-0.4}{0.03} + \frac{1}{2} = \frac{1}{2}$$

٩

٩

(1)

= 0.379 ev , Ans

above the valence band, if the conc. of acceptor above the valence band, if the conc. of acceptor atoms is increased by 3 times. Find the new position of fermi level Assume KT = 0.03eV

Ans = 0.367eV

aues: - In a SC at scoom temperature, the intrinsic carreione conc and intrinsic resolutivity are 1.5 x 1016 /cm3 and 2x10130m respectively. it is converted an extrinsic isemiconductor with a doping conc. of 1020/m3. Find the whift in formilevel due to doping Shift = KT loge Doping conc. ev Soln:-= 8.62 × 10-5 (300) loge 1020 eV = 0.227 cV, Ans ones - Si i'm doped with Boson cong of 4x 10 atoms /cm3 Assume n; = 1.5 x 10 /cm3, T = 27°C compare to undoped si, the formitevel of doped sisoin! -Shift = -KT loge Nai ev = -8.62 x 10-5 x 300 x log 4x1017 = -0.442 eV , Ans. Downward Shift = -0.442 eV Hown is hift of 0.442 eV Ques! - A Si SC i'm doped with donor impurities with ocesultant doping profile n=Groc & n>>ni, sample is espaced isolated. Find the built in electric field as a function of oc

Also calculate field at $x = 1 \mu m$ at room tempt. Soln: The esemiconductor is in-type and \bar{e} current density $\bar{J}_n = \bar{J}_n (\beta_i f_i) + \bar{J}_n (\beta_n f_i)$

= Vondn + nqunE

Sample is isolated. $J_n = 0$ $h = G_1 \times$

 $\frac{dn}{dx} = G_1$

$$0 = G_{1}x_{1}u_{1}E_{0} + q_{1}B_{1}G_{1}$$

$$\Rightarrow x u_{1}E_{0} = -B_{1}$$

$$\Rightarrow E_{0} = -\frac{B_{1}}{u_{1}x_{1}} \quad but \quad \frac{B_{1}}{u_{1}} = V_{1}$$

$$\Rightarrow U_{1}E_{0} = V_{1}E_{0}$$

$$= \frac{V_T}{x}$$

Equation for built in electric field as a functi of x

(11)
$$x = 1 \mu m$$

At room tempt, $V_7 = 26 m V$

$$\mathcal{E} = -\frac{\lambda^{\perp}}{\lambda}$$

$$=$$
 $\frac{26 \times 10^{-3} \text{ V}}{1 \times 10^{-6} \text{ m}}$ $=$ $\frac{26 \times 10^{-3} \text{ V}}{1 \times 10^{-6} \text{ m}}$

WORKBOOK - 1

	MOKKDOOK - 1
13. 8	24
14 A, C	~Bcst 25
15 A	26
16 B	27
N7 B	28
18 B	29
19 C	30
20 .B	
	14 A, C 15 A 16 B 17 B 18 B

12 23

Hall Effect !-

8

3

()

٩

 (\cdot,\cdot)

٩


٨

٩

3

٩


It istates that if a ispecimen (metal or Sc. carrying the current I is placed in transverse field magnetic field B, an electric field intensity E is induce in a direction perpendicular to both 'B' and 'I'



- -> The specimen must be either equal ox square or rectangular in shape
- -> " is the width of specimen
- blu the bottom oswerace and upper swerace of the ospecimen
- The awarent is taken on X-direction and magnetic field in the Z-direction and field intensity will be in Y-direction

In the above diagram, the direction of the force is downward and direction will be same for and hole because hole is physically not existing and hole is basically a valence e

- -> From the above experiment we can determine
- (1) Whether the given especiment is metal or semiconductor
- (11) To measure the covorier conc.
- (III) mobility of charge cavalers
- (IV) Magnetic flux density



-> From Hall experiment

<u>π = 8 </u> σ RH

where - = conductivity of especimen

×× TI ≈ 4 KH

Application:

(1) Magnet-o-field meter or magnetic field meter

NOTE :-

3

9

3

- (1) Magnetic field meter is an instrument working on the principle of Hall effect and is used in the measurement of magnetic flux density B.
- (11) From the hall experiment we can measure magnetic flux density and magnetic field intensity (HAB)
- (III) Hall effect multiplier is instrument which has two i/p "i.e. (i) curvert (II.) magnetic flux density and induced Hall voltage is the product of I & B.

Hall effect multiplier is an instrument in which one i/p signal is applied in the form of current and another i/p signal is applied in the form of magnetic flux density and Hall voltage is the product of the two i/p signal and hence the name multiplier

- (IV) In Hall effect multiplier, the two i/p osignal are multiplied.
- (V). If the polarity of Hall voltage is the for the bottom surface, the given especimen is p-type (VI) Hall voltage is measured with to appear surface of especimen.

In metal $V_H = -ve$ In n-type esemiconductor, $V_H = -ve$ In p-type $v_H = +ve$ For intrinsic esemiconductor, $v_H = 0$

charge density (P) = charge x carrier conc.] c/m

Hall coefficient (RH):-

PH = 1 = 1 m3/C

In metal & n-type semiconductor $R_H = -ve$ In p-type isemiconductor, $R_H = tve$ In intrinsic isemiconductor R_H is very large.

In intrinsic isemiconductor converge conc. are

In intrinsic semiconductor covorier conc are very large small and therefore Hall coefficient will be very large.

=> RH = 4

Since VH & RH

VH ~ _L

-> In metal o- 1'05 very large, VH is small (UV)

The semiconductor or is small, VH is large (mV or ascound (Volt)

semiconductor

NOTE !-

(3)

٩

۹

₩

(4)

(3)

6

٩

<u>ښ</u>

٩

٩

٨

٩

(1) In extrinsic esemiconductor, RH is independent of temperature.

$$R_{H} = \frac{1}{\sqrt{x} \text{ couvrier conc.}}$$

In extrinsic semiconductor consister consimean majority consister cons and it is independent of temperature Hence RH is independent of temperature

$$R_{H} = \frac{V_{H} W}{BT}$$

Since all parameter are constant Hence Hall coefficient is independent of temperature.

$$R_{H} = \frac{U}{\sigma} \qquad T \wedge U \vee V$$

$$\downarrow R_{H} \uparrow = \frac{U}{\sigma} \downarrow V$$

In intrinsic semiconductor, Hall coefficient decreases with temperature

In intrinsic semiconductor cavarier conc. increase with temperature and hence RH decrease with temperature

Hence RH i'vs decrease with tempercuture

NOTE !-

- The mobility of charge coverier can be experi--mentally found by using Hall effect.
- 2. The mobility of charge carrier can be found by using Hayness Schockley experiment.
- 3. By using Hayness-Schockley experiment we can measure
 - (a) mobility of minority coveres
 - (b) Diffusion constant of the minority covoriers

cours: - A doped semiconductor especimen RH=36×10¹ m³/c and ecesiestivity 9× 10⁻³ m achieving single coverier conduction the mobility and density of charge coverier in especimen approximately are given by —

$$501^{01}$$
 - (1) $R_{H} = 3.6 \times 10^{-4}$
 $p = 9 \times 10^{-3} \Omega m$
 $u = P$
 $u = -R_{H}$

$$=\frac{1}{9 \times 10^{-3}} \times 3.6 \times 10^{-4} = 0.04$$

coverer conc = coverer density

```
Assuming single coveres conduction
               = coverier conc. x q x u
          => convier density = 5
          => coverier conc =
                                 Resistivity X9 X LL
ours! - Find the magnetic field in a ocedarquelar
 especimen having 4 mm width and 2mm thick with
 a Hall coefficient 10-3 m3/c and aucrent of ImA
 is passed through the isample. Hall voltage 2mv
 1'es obterined
         VH = 2m W= 4m el= 2 (Frestiguel
Soln! -
                                          they convert
           R_{H} = 10^{-3}
                        I = IA
                                           in m.
            RH = VHW
                          = 8 Wb/m2 , Ans
cues: - Find the magnitude of Hall coefficient in
n-type germanium bar of width 3mm and height 2mm
Assume B = 0.9 w/m2 & I = 1.5 mA
Soln:-
           \omega = 3mm = 3 \times 10^{-3} m
           b = 2mm = 2 \times 10^{-3} m
            VH = BI => VH = RHBID
          R_H = V_H \times W
        \Rightarrow RH = 0.5 x 3 x 10<sup>-3</sup>
                    0.9 × 1.5 ×10-3
                 = 222 m3/c , Ans
```

(3)

٩

(و)

8

 (\circ)

٨

٩


٩

 (\cdot)

<u>(ii)</u>

⑧ .

£:)



Injected minority coverer

- will be moving from higher conc. to lower conc i.e. due to property of diffusion.
- The injected minority coverient conc. will be maximum where they are introduced and conc. will be decreasing into the osemiconductor as exponential decaying function with distance.
- when holes are injected into the n-type remiconductor, the injected hole in the semi-conductor will be moving from higher cone to lawer cone i.e. the property due to diffusion.

Low level Injection!

- The means the conc. of majority carriers is fare greater than the conc. of minority carriers hight is focussed on the semiconductor only under low level injection.
- when light falls on the semiconductor because of photon energy as larger por of the surface of the semiconductor gets heated up and due to the thermal energy a large no of covalent bonds are broken and equal no of

electrons and holes are created. Under esteady estate Analysis:

٠

(

1

()

()

(3)

٨

()

...)

۹

Excess & conc. = excess hole conc.

-> Since majority carrier conc in semiconductor is almost independent of temperature. When light falls on the semiconductor minority carriers are generated.

The generation rate for the generation of minority conscients in the n-type isemiconductor is

dt = excess hole generated

minority carrier life time

$$\Rightarrow \frac{\Box P}{\Box E} = \frac{\triangle P}{\Box P}$$

Unit for generation rate -> e-hole pair/cm3

Cours: - 1 esemiconductor i'es irradicated with dight esuch that the carriers are uniformly generated through out it volume. The semiconduct is n-type with No = 10¹⁹/cm³. Excess e cone. I'm esteady estate i'es an = 10¹⁵/cm³ & if The 5 usec & Tp = 10 usec the generation rate due to irradication i'es.

Soln: - AP = An = 10¹⁵/cm³


$$\frac{dp}{dt} \cdot = \frac{\Delta p}{Cp}$$

=
$$\frac{10^{15}}{10 \times 10^{-16}}$$
 = 10^{20} e hole pair'/cm³
/sec, An

and Cp = 10 usec. 1's _____

$$\frac{dP}{dt} = \frac{\Delta P}{C_P} = \frac{10^{15}}{10 \times 10^{-6}} = 10^{15 + 5} = 10^{10}$$

when light falls on the semiconductor & hole pair / cm3/sec



on the sourface where the light is focussed & the hole conc. exponentially electroners into the elepth of the semiconductor

-> When the light falls on the n-type semiconductor there will be two coverent component

(1) Hole diffusion current because of light falling on the n-type esemiconductor

(11) Hole daft awarent

in the n-type esemiconductor which introduces built in electric field.

- uctor, Hole diffusion convert (Ip)>> Ip (diff)>>> Ip (diff)>>> Ip (driff)

-> When light falls on n-type, the convert is mainly due to hole diffusion convert.

-> Under low level injection in the semiconductor, current is dominated by diffusion current

٩

(3)

٠

(4)


۹

(3)

(3)

3

-> When light falls on n-type osemicorductor under low level injection



$$P(\mathbf{t}) = P_0 + \Delta P e^{-t/\tau}$$

$$A + t = 0$$

$$\Rightarrow P(0) = P_0 + \Delta P e^{-t/\tau}$$

$$\Rightarrow P(0) = P_0 + \Delta P X I$$

$$\Rightarrow P(0) = P_0 + \Delta P X I$$

At time
$$t = t_2$$

where $t_2 = 57p$

$$P(t_2) = P_0 + \Delta P_c^{-5}$$

$$= > P(t_2) = P_0$$

-> When eight falls on the n-type semiconducto

$$P = AP = AP = AP$$

when light falls on the N-type, holes are generated and hole conc. is maximum where the light is focused at x=0

If
$$x=0$$
 then $P(0) = \Delta P e^{-x}/p$
 $\Rightarrow P(0) = \Delta P \Rightarrow Excess hole generated$

ar exponential decrease in function into the osemiconductor.

$$A + DC = Lp$$

$$P(0) = \Delta p e^{-1}$$

$$= > P(0) = \Delta p$$

It indicates the length of diffusion is defined as the length into the semiconductor where the excess generated conc. will reduced to 1 of its peak value.

If
$$DC = 5Lp$$
.
=> $P(0) = \Delta p e^{-5}$
=> $\Delta p = 0$ $P(0) = 0$

Lecture 90

Intrinsic Excitation: -


- electron may be exciting from valence bained to conduction band and it is called intrinsic excitation
- -> For intrisic excitation photon energy > E_{G_7} -> $hv > E_{G_7}$

٩

٩

٨

required must be equal to its energy gap For Extrinsic Excitation! -



- -> When light falls on n-type isemiconductor, an electron may be excited from donar energy level into the conduction band and it is called extrinsic excitation
- when light falls on p-type semiconductor, an electron may be excited from valence band into acceptor energy level (EA) and it is called extrinsic excitation
- required in older for the, obser for si

Photoconductive Effect! -

-> The process where the conductivity of a semi-- conductor material or device increases with

the light falling on it is called photoconduct . - ive effect

- -> Photochode, phototransiostor will be working on the principle of photoconductive effect
- -> The process where resistivity of a material or device decreases with the light falling on it is called photoresistive effect.
- -> LAR operates on the principle of photo-- resistive effect

Classification of semiconductors! -

- (1) Direct bound gap semiconductor.
- (11) Indirect band gap esemiconductor

Direct Band Grap Semiconductor Indirect Band Grap Semi-

1. During recombination most of energy will be released in the form of light eg: GaAs (Best example)

- Gan, Grasb, zns, other IMAS, Cds, InP example Insb, cdse

Highly unstable Property,

unveliable 2. Most of the free & will be directly falling from conduction band to valence band & energy is directly released by falling e's in the form of light

Conductor

awing recombination most of the energy will be released in the form of

eg! - Si & Gre (Best example)

other - ALP, AlAs, Pbs, example Pbse, Grap Highly curestable

Most of the free E falling from conduction band will go to the intermediate level & then tell into the valence band & chergy is dissipated in the form of heat.

Direct Band Group SC

3. The falling & will be directly releasing the energy & hence the name direct bandgap semiconductor

4. During the ocecombination most of the falling E from conduction band will be directly falling into the valence" band and energy is dissipated in the form of light and at the same time very few & from the conduction band when falling will be colloiding with the Crystal and these crystal will absorb the energy from the falling e and heated up and they will release some energy in the form of heat

9

()

(:)

5. The energy of falling & changes i.e. K.E & P.E changes

P.E inc & K.E dec.

6. The direction of the falling E will not change (direction means from to CB to VB)

7. No change in the path of falling E

Indirect BandGrap SC The falling & will be indirectly releasing the energy through the crystal in the form of heat & hence the name indirect bandgap semi--conductor Dwing recombination most of free E falling from the conduction band will be colloiding with the crystal & these crystals will be absorbing the energy from the falling & \$ gets heated up and they released energy in the form of heat but very few falling & from conduction band will be escaping the collision & they will fall directly into the valence band and small energy is released in the form of light The energy of falling & changes i.e. K.E.S.P.F both changes.

Direction of falling e will not charge

The path of falling & charges (due to intexmediate energy level or collision)

Direct Band Grap SC

8. The energy can be released by the falling in momentum or the momentum of the falling & does not change

Momentum = mass x Velocity

Momentum is constant because there is a change in the mass of falling E along with the change in the velocity.

9. Relatively esmaller carriere lifetime

NOTE :-

InP -> Birect bandgap

GIAP -> firect bandgap gemiconductor

Indirect Band Grap SC

The momentum of the falling e charges or energy counnot be released without a charge in the momentum in the falling e

The change in.
momentum is due to
a change in the velocity
of falling E.

Relatively larger covorier

NOTE! -

InP-> Indirect bound
Grap Semiconductor

of LED because it is a indirect bandgap semiconductor

burdgap semiconductor

aues: - SC lasses are fabricated with COT BBG SC with longe T. (b) 11 11 11 smaller T CC) IBBG111 11 larger T (d) 11 11 ismaller T Ques! - Grats is an example for (1) BBG SC (11) IBG SC (111) Wide Band orap SC (11) Navrow Band Gap SC out of these correct istatement is (a) Only (1) (b) (1) & (11) (cc) (11) & (11) (d) (1) & (1 clues: - A p-type esemiconductor follows the equation P = K [1-x]/cm3 for 0 < x < L where k= 1015, L= 15 mm., 19p = 10 cm²/sec Jp (diff.). $\frac{Soln}{-} - P = K \left[1 - \frac{3C}{L} \right]$ $\frac{dP}{dx} = -K$ $J_P(diff.) = -1 lip dP$ $= -1.6 \times 10^{-19} \times 10 \left[\frac{-10^{15}}{15 \times 10^{-4}} \right]$ = 1.06 A/cm2 oues! - In the sc sample, if the hole conc. $p(x) = 10^{15} e^{-x/1}p cm^{-3}$ for $x \ge 0$ and e conc. $p(x) = (x 10^{14} e^{-x/1}n cm^{-3})$ for $x \ge 0$. Lp = 4.8 x 10-4 cm , Ln = 9.6 x 10-4 cm 19p = 20 cm²/sec, Dn = 35 cm²/sec. Total current density at x=0 is __ ?

(#)

(3)

(ij)

(1)

٩

٠

(E)

Soln -
$$J = J_n (diff) + J_p (diff)$$

= $J_n (diff) + J_p (diff)$
= J_n

SEMICONPUCTOR DIOBE

Metal SC Junction diade PN Junction Diode Metal Sc PN-, No rectification Rectification property Property exist. connot work as can work as a a rectifier rectifier eq!-(1) Point contact diode (11) Schottky diade PN Junction cliede or Junction Theory! --> PN Junction can be formed only when a bonding force is created b/w p-type & n-type sc -> Latest dioder are fabricated with any one of the following methods: -Alloy-junction Technique Diffusion CIII (III) GINUWN . (IV) Epitaxial Method -> Latest method Open Circuit PN Junction diode !-Vo = Barrior Voltage 012 Potential Hill OR. Diffusion voltage Vo = contact potential kill bobbleter

built in voltage

₩

۹

٨

۱

٨

3

٩

(3)


(3)

Typical value = 0.2V

 \rightarrow For Si cliode , $V_0 = 0.6V$ to 0.9VTypical value = 0.7V

Oues: - Why biasing is applied to SC device?

Ans: - As food is available for us, biasing is necessary for semiconductor device. As biasing is applied majority charge carriers cross barrier & contribute to conductivity. Temperature is not sufficient to cross carrier across the barrier.



- -> Depletion layer is also called space charge oregion or transition region
- -> In the depletion layer; mobile charge carrier are zero
- of majority conviews across the junction
- -> Depletion layer opposes majority caveriers in crossing the junction
- -> Depletion layer will not oppose in crossing the junction

6.

٧

(3)

٨

(3)

(

٩

(%)

٧

;;;)

(ن)

- in crossing the junction.
- -> Depletion layer consistes of immobile charges particles (ions)
- of ions and covalent bonds
- -> Depletion layer consists of negative charges and positive charge on either side of junction
- (acceptor ions) on the p-side and positive ions. (donor ions) on the N-side
- The width of the depletion layer Wal

W=011um to 1um & typical value =0.5.un Vo is called contact potential or potential hill or barrier voltage or diffusion voltage or

built in voltage [Vbi]

For Gre diode Vo = 0.11 to 0.51 For si diode Vo = 0.61 to 0.91

Typical value = 0.2V

Typical value = 0.71

- -> The polarity of diffusion voltage is -ve to the p-side and positive towards N-side
- -> contact potential of the clicale cannot be practically measured by using a voltmeter
- -> In any type of PN junction, field intensity is always maximum at the junction
- The a normal diode, field intensity is -ve and it is maximum at the junction and it teppers on either oside of junction and will be zero outside the depletion region.
- The majority carriers of P and N region has to climb up the barrier voltage and therefore there will be an opposition for the majority carriers in crossing the junction
- The minority coverients of P and N region will be falling down the bourier voltage and therefore there is no opposition for the minority coverients in crossing the junction.

Giode Symbol! -

of forward awarent or the direction of conventional awarent when diade is forward bias

Equation for width of the depletion layer in open ckt PN Junction diode! -

& = peremittivity in F/m

E = E E E Relative poumittivity of medium

Absolute perumittivity of free space

$$E_0 = 8.854 \times 10^{-12} \text{ F/m}$$

$$E_8 (Si) = 11.7 \quad E_8 (Gic) = 16.$$

In the open circuit PN junction, the width of the depletion region depends on

- (1) doping conc. of P&N-region.
- (11) Contact potential:

(9)

49)

٩

(3)

٧

٩

٩

()

٩

(111) Peremittivity of the medium i.e. on the type of material used for the fabrication

Let P and N region have equal doping. i.e. $N_A = N_B$

$$W = \sqrt{\frac{2E}{2}} \left(\frac{2}{N_A \text{ Or NB}} \right) V_0$$

W & VNA ON NO

W a 11

Equation for contact potential in open circuit
PN junction diode! -

 $V_0 = V_{bi}$

Vo = V_ loge NAND Volts

Contact potential of diode slightly increases with increase in the doping concentration contact potential of diode decreases with temperature

n; -> Highly usensitive to Tempt.
VT -> less u !! !!

Equation for maximum field intensity in open circuit diode! -

Equation for contact potential in terms of maximum field intensity



٧

٨

(*)

٩

3

<u>.</u>

۹


PN Junction and derive the equation for contact potential for diode

-> In p-type semiconductor, at room temperature formi level exist just above the acceptor energy level.

-> In n-type isemiconductor, at room temperature formi level exist just below the donor energy level.

-> When P-N junction is formed, the energy band diagram of P&N type semiconductor will adjust such that the fermi level will now maintained a istraight line

The energy band diagram of open circuit
PN junction is given below:



to is called potential energy of the & at the junction expressed in ev.

- It is the equation to calculate potential energy of the E's at the junction expressed in ev

٨

٩

()

()

(i)

(3)

۹

٨

-> The equation for contact potential can be obtained from equation of Eo by converting ev into volt

=>
$$V_T = \frac{T}{11600} = \frac{300}{11600} = 0.02568$$
 Volts

The contact potential of the p-n junction numerically equal to the difference in the position of fermi level of the p-type and n-type esemiconductor

Foxward Bias: - $V = V_R + V_B$ OR $V = I_f R_S + I_f R_f$ $V = I_f R_S + I_f R_f$

Convert limiting resistance


When p-n junction is forward biased

(1) The width of depletion laws reduces

- (1) The width of depletion layer reduces
- (11) The barrier height reduces
- In a forward bies diode, current is only due to majority coverience

Forward bias curvert, Ip = Is [e hy -17 \Rightarrow If \approx Is $c n v_T$ where VT = Theremal voltage (26 mv for room tempt. VD = forward voltage across the diode | below | 0.5 v for Ge diode | below | 0.9 v / Si 11 no = utility factor / Recombination factor n = 1 -> Gie | Old representation 2 -> Si Modern Representation: n = 1 -> for larger current = 2 -> 11 Smaller If one or si are not especified in the problem of diode & BJT then by default take 7 = 1 Is = saturation current and this convert is highly sensitive to temperature -> Is is in the range 10-6 to 10-11 A -> Is doubted for every 5°c as against the thumb rule which orays this avocent is doubles for every 10°C. -> Forward aurent exponentially increases with forward voltage across the diode -> Forward current flows to p to n and it is in ma

9



The a forward biased diode, the minority couriers of p and n-region will be moving away from the junction and will acculmulate and store in the device and therefore in a forward bias diode the current due to minority courier is zero.

٩


۹

()

(E)

٩

in the forward biased diode is called minority covered coveries estorage time



edge of the depletion layer is due to the drift of majority carriers.

Forward convert is due to my majority

coverers and majority coverer will be exossing the junction from higher cone to lower cone. i.e. due to property called diffusion and hence forward coverent is a diffusion awarent

- on crossing the junction will become minority conviers and they are called as excess minority conviers
- minority conscient is due to flow of excess
- The forward bicused diode, the current is controlled by the flow of excess minority carrier crossing the junction.

Cutting Voltage (VV) / Offset Voltage (V). / knee Voltage (V) / Threshold Voltage (V) / Breakdown Voltage (V):

voltage required so that a current will pass into the diode.

 $+ V_{\Theta}(0.59V) - S_{1}$ $+ V_{\Theta}(0.6V) - S_{1}$ $+ V_{\Theta}(0.6V) - S_{1}$

For Gre Brode

0.1 -> 0.5 V

Typical value = 0.2 V

For Sindicale

0.6 V: to 0.9 V

Typ. Value = 0.7 V

(

()

NOTE! -

٠

9

۹

(--

٩

٠)

3

٧

٩

(8)

()

 $(\ \)$

3

- required and it is equal to berview voltage of the diode
- -> cut in voltage decreases with the temperatur
- -> For I'C, Vy by 2.3mV for (Latest)
 2.5mV (old)

Effect of temperature on forward current!

To a f entry lith TA

-> Experimentally found that If remains almost independent of temperature.

Forward voltage across the diode! -


$$I_{f} = I_{s} e^{\eta v_{T}}$$


$$\Rightarrow |v_{s}| = \eta v_{T} \log_{e}(\frac{I_{f}}{I_{s}\eta}).$$

Is is more sensitive to tempt as compare to by

- -> Forward voltage across the diode decreases with the temperature
- Tor 1°C, Vp & by 2mV -> Latest


Reverse Bias/Blocking Bias/Back Bias:





where

Junction voltage,



- Under Reverse bias
 - ca) The width of the depletion dayer inc.
 - (b) The baveier height inc:
- -> Width of depletion layer, | W x VV;

W & VVbi +VRB

- -> In a reverse bias diode, current is only du to flow of minority carriers
- and flows from N to P. .
- -> Io is called leakage current / reverse es saturation current / minority carrier current thermally generated current


Gredrode Sidvode


I of Gre diode > I of Si diode

- To is independent of applied ocevere voltage i.e. this current is saturated wiret applied voltage.
- -> Io is highly esensitive to temperature
- > For 1°C, Io approximately inc. by 7% for both Si & Gre.
- -> Io doubles for every 10°C


٩

٠





- of p and n-viegion will be moving away from the junction and they will accumulate and store in device and therefore in reverse bias diade majority coverier awarent is zoro
- -> Since majority careriers are blocked in crossing the junction, reverse bias is also called blocking bias.



- -> Reverse current is a drift current.
- Reverse convert is due to minority convier will be crossing the junction from lower conc. to higher conc. and therefore the reverse convert is a drift convert.

Equation for width of the depletion layer in a Reverse blow. diode:

In a RB P-n junction

$$W = \sqrt{\frac{26}{9} \left(\frac{1}{NA} + \frac{1}{NB}\right) \left(V_0 + V_{RB}\right)} \quad \text{metres}$$

Ÿ

٩

()

 (\hat{z},\hat{z})


8

٩


٩

٨

()



→ If exponentially 1 with Vo



> loge It Vs Va Course represents a estrought line.



IV characteristics of diode!

Breakdown voltage (VBr or Bv)! -

-> It is manufactures especification & it vouces from device to device

-> In any type of projunction

VBY of 1 Doping NOTE !--> Diode is a non-linear device, active devic 8 also a unidirectional device. Brode Resistance: Diode Resistance Forward resistance Reverse resistan 10-12 to 100-12 RY> IMA Ry V with TA Ac resistance AC resistance or Bynamic -> static resistance resistance -> The ocesiestance of diode when osignal is not applied is known as DC resistance or estatic ocesiestance $R_{f} = \frac{V^{\dagger}}{T!} / \Omega$ The oceniestance of diode when esignal is applied is known as Ac or dynamic resistant DC ocesistance. is greater than AC resistan static resinstance in greater than dynamic ocesiestance

9

(3)

Dynamic ocesistence of diode: -
$$x = n V_{T}$$
To

At room temperature if If = 26mA

> For Gie cliode 7 7=152 Si 11 2 8 = 2-2

Hence dynamic resistance is more in Si diode when compare to one diode.

Dynamic conductance (7):

$$\Rightarrow g = \frac{I_f}{\eta v_{\tau}}$$

$$9 = If = 2If - 0$$

$$1 V_7 = 1 K 7$$

Equivalent circuit of diode: -

If Re is not given or neglected then

(A) When diode is 7 A / K forward bias

Very larger resistance

Lecture -11 Ideal diode! -

-> Perefect diode or imaginary diode i.e. physica not existing

Symbol ! -· Ideal diode

- If Ideal diode is FB then Rp = U & Short circuited

V-I characteristic:

(B) :

(E)

3

.

٩

٠

₩

۹

۹

۹

٠

 \odot

ં)

...)

٩

٩

3


3

<u>,)</u>

3

3)

=> If is maximum



If ideal diode is severed bias then Ry = 2 & Ideal diode is open circuit

$$=>$$
 I = 0 $V = max$

- Ideal diode when forward brased will be treated as short-circuit


> Ideal diode when reveruse brased will be treated as open

Equivalent Circuit! - (a) When ID is FB!


A + - K s.c switch

(b) When IA is RB !-

circuit.




Junction Capacitance (G):



-> Depletion layer will be working as a parallel plate capacitor

Transition capacitance (CT)!-

-> 1.80 known as depletion layer capacitance



-> CT is the junction capacitance in a RB diode.

in the RB diode

Since Wal Cy a Vaoping => CT & TVI CT ~ 1 Vbi+VRB $\left(:: V_{1} = V_{b_{1}} + V_{RB} \right)$ Since Vbi << VRB H-TT-Model For better performance of the diode, durin high frequency operation, the transition capacitance cy must be as small as possible Typical value Cy = 3pf -> BJT = 5pF -> for Biode The property of CT is used in designing of Varacter diode. -> In a RB drode, the transition capacitaince CT X V-h where V is the applied Reverse bias voltage & n i's a constant and i's given by emberrading en 1= 1 for step graded Coefficient Absupt junction diode = 1 for linear graded diode = 1 for diffused PN 2.5 junction junction diode

4

٩

٨

(8)

(

(1)

(E)

(3)

ᢒ


(3)

(

(

Diffusion Capacitance (Ca):

-> also called storage capacitance



- -> Co is the junction capacitance in forward biased diode.
- -> co los due to the ostorage of minority carvelous
- since minority covoriers are accumulated and astored in the device, cp is also called storage capacitance
- The time taken to estore the minority courses in the device is called minority courses estorage time
- Then switching time will be smaller and the elevice will be faster in operation.

$$C_{\beta} = C_{j} = \frac{EA}{N} = Farad$$

$$C_{\beta} \times A$$

NOTE !-

Cp is always greater than G7

(: Wb < M1)

Typical value -> 1000F

-> The high frequency operation of the diode or BJT is limited by Co

)

3

٠

.

٩

9

(

-> Cp is a high frequency parameter i.e. it will dominate in the device only during high frequency operation and will reduce the performance of the device.

Cp = Tg Farcad

g -> dynamic conductance

Co = Torad.

but = N/7

Ig

Cp = T X Ip Forcad

Coalf

-> Diffusion capacitance linearly increases with

7 -> Mean lifetime of excess minority

aues! - In PN junction diode, the diffusion capacita

(1) Life time of holes in P

(ii) 11 ii 11 Eis in P

CIII) 11 11 11 11 11 N

LEW 11 11 holes IIN

If = Is e nv_T

Co = C. Is e nv_T

-> Diffusion capacitance exponentially increases with forward voltage across the diode.

Carrier lifetime (T)!-

minority coveres or the difetime of excess minority coveres

$$T_{\bullet} = \frac{c_{\bullet}}{g} = c_{\bullet} x = \frac{n V_{\tau} c_{\bullet}}{T_{\bullet}}$$
 sec

The mean lifetime of minority covorious in the diode is equal to the time constant of the diode

Diffusion capacitance:

When a sinusoidal signal is applied (Cp).

If a high frequent wave is applied

The diffusion capacitance of the diode dec. as the frequency of the sinusoidal signal is increased

Derive an equation for Transition coepacitance

diode. $C_T = C_j = \frac{EA}{N}$ Forcad.

where
$$W = \sqrt{\frac{2e}{v}(\frac{1}{N_A} + \frac{1}{N_B})(v_0 + v_{RB})} m$$

Bividing numerator & denominator by t = A \[\frac{2}{\mathref{eq}} \left(\frac{1}{\mathref{VA}} \right) \left(\frac{V_0}{\mathref{VRB}} \right) \] Farcos $C_{j} = \frac{A}{\sqrt{\frac{2}{qVE} \left(\frac{N_{A} + N_{B}}{N_{A} N_{B}}\right) V_{O} \left(1 + \frac{V_{RB}}{V_{O}}\right)}}$ CT = Cj = A \ \frac{90 NAND}{2V_0 (NA+ND)} Favorad VI + VRB If VRR is kept zero ci = Cio Cyo = A \ 2ENAND Farcad Gio is the value of C; when VRB=0 $C_T = C_j = \frac{C_{j0}}{\left(1 + \frac{V_{RB}}{V_{ij}}\right)^{V_2}}$ Fourand The above equation can be generalised $C_{T} = C_{j} = \frac{C_{j0}}{(1 + V_{RB})^{n}}$ Formal n = grading coefficient

٩

٩

٩

3

٩

(3)

١

٩

٨

Quest- A ismall isignal capacitaince of absupt ptN junction is inf at a bias. If the built in voltage is IV. The capacitaince at RB voltage of 99 is Soin- cp=Inf, VRB = 99V, Vo=IV

Step graded is, n=1/2

C; = Inf
(1+99)1/2, NM.

ones! - Find the forward current of a Gre diede operating at room temperature with a forward voltage of 150 mV and the scattwration current is $T_s = 20 \times 10^{-8} A$.

Soln: $I_s = 20 \times 10^{-8} A$ Soln: $I_s = 1_s e^{V_{H/hV_T}}$ $\approx 20 \times 10^{-8} e^{\frac{150 mV}{1(26 mV)}}$ $\approx 20 \times 10^{-6} e^{\frac{150}{26}}$ $\approx 0.064 m A$, Ans

aues: A chock has a leakage convert of lower at contain temperature. Find this value when the temperature is increased by 25° C.

Soln: - I_{CT_2} = 10 ($2^{5/10}$)

 $= 10 \times 2^{3.5} = 56.56 \text{ mA, Am}$

Oues: - A step graded Gre cliode having

No = 500 NA (PN) is designed with acceptor

impurities to the extent of 2 impurity atoms

for every 108 atoms. Find the contact potential

at your temperature

Assume $n_i = 2.5 \times 10^{13}$ atoms/cm³
Total no of atoms in the = 4.421×10^{22} /cm³

Soln: $V_0 = V_7 \log_e \frac{N_A N_B}{n_p^2}$ $N_A = \frac{2}{10^8} \times 4.421 \times 10^{22}$ $= 8.842 \times 10^{14} \text{ atoms/cm}^3$ $N_B = 500 \times 2.242 \times 10^{14}$ $V_0 = 26 \times 10^{-3} \ln 500 \times (8.842 \times 10^{14})^2$ $(2.5 \times 10^{13})^2$

=> V0 = 0.347 Volts.

٩

۹

٨

(4)

٤).

a

(

(%)

(

(3)

٠

٨

cones: - A estep graded Si diode having Np = 500NA is esubjected to acceptor impurities to the extent of 2:108. Find contact potential at room temperature.

Assume $n_i \rightarrow 1.5 \times 10^{13} \text{ atoms/cm}^3$ Total atoms $\rightarrow 5 \times 1.0^{22} / \text{cm}^3$ (Ans: - 0.7391)

clues: - A silicon diode indicates forward awarent of 2mA and 10mA when forward voltages are 0.61 and 0.71 ocespectively. Estimate the operating temperature of the diode junction Soln - If = 2mA If = Is e nv \Rightarrow If \approx Is $e^{11600V_{M}}/hV$ For si , n=2 $\frac{2}{10 \text{ mA}} \approx \frac{116 \text{ so} (0.6)}{2 \text{ T}}$ $= \frac{116 \text{ so} (0.7)}{2 \text{ T}}$ $=> \frac{1}{5} = e^{-580/7}$ => loge == = -580 $\Rightarrow T \Rightarrow \frac{-580}{\log \sqrt{6}}$ => T ≈ +360 Kelvin.

Ques! - Two identical chodes when connected in servies how a breakdown voltage of 20 volts. The breakdown voltage of each diode is ______ Soin! - In servies connection of diodes breakdown voltages are added Ans-10 v

aues: - In the circuit given below, si eliode is coverying a constant aurocent of ImA. When the temperature of the diode is 20°C, Volis found to be toomy.

If the temperature ImA(1)

Increases to 40°C, Vol.

becomes

Soln: Temp 1 from 20°C to 40°C. △T = 20°C For 1°c, Va & by 2mV For 20° C $\sqrt{\ln V_{B}} = \frac{2mV}{3^{\circ}} \times 20^{\circ}$ C = Yom V Vp at 40°C = 700-40 1 = 660mV ones: - A forward blased Si diode when carry negligible curvent have a voltage drop of 0.64 volta When convert is 1A it dissipates IN. The ON resistance of the diode is Soln: - ON ocesiostance -> resiostance of diode when large current is passing through it $T \rightarrow A$ P=IW 13 ON P = IZR => 1 = 1 x R => R=12, AM aues! - At 300K, for a diode convert of ImA, a certain Ge diode requires a forward voltage of 0.1435 V, whereas a certain Si eliode requires a forward voltage 0.718 volts under the complition given above. Find Io (Gic) 5017:-(Va) Gre = 0.1435 , (Va) si = 0.718 V 1 = Iogne e Tosi e Va/v7 To si e0.1435/26 x10-3

ા

۹

٧

٨

(3

٦

(8)

٠

۹

۰

ઐ .


(1)

____)

3

$$\frac{T_{o \text{ (ore)}}}{T_{o \text{ (Si')}}} = \frac{718}{52} - \frac{143.5}{26} = 3977$$

identical cliodes each having utility factor of unity. Assume Vy = 25 m/V



Find Va, & Vaz

Soln: The two identical one dioder are connected back to back and the same current will be passing in both the dioder of its forward biased of its reversed biased.

For
$$B_1$$
:

 $I = I_f$
 $= I_S \left[e^{V_{\beta_1}/NV_T} - 1 \right] - (1)$

For B_2 !

 $I = I_S$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - (11)$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - (11)$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right]$
 $= -I_S \left[e^{V_{\beta_2}/NV_T} - 1 \right] - I_S \left[e^{V_$

$$e^{V_{91}/nV_{7}} + e^{-\left(\frac{50 \,\text{mV} - V_{19}}{nV_{7}}\right)} = 2$$

$$=> e^{V_{91}/nV_{7}} + e^{-2} e^{V_{191}/nV_{7}} = 2$$

$$=> e^{V_{191}/nV_{7}} = \frac{2}{1 + e^{-2}}$$

$$=> V_{191} = nV_{7} \log_{10} \frac{2}{1 + e^{-2}}$$

$$=> V_{191} = nV_{7} \log_{10} \frac{2}{1 + e^{-2}}$$

$$=> V_{191} = nV_{7} \log_{10} \frac{2}{1 + e^{-2}}$$

$$== 14.15 \,\text{mV}$$

$$== 35.85 \,\text{mV}$$

In the above circuit, none of the diode will be conducting but one diode is forward bias below the cut in voltage and therefore will be non-conducting and record diode will be reverse biased & non-conducting

These circuits are used in designing of

(1) Overdoad protection circuit

٠

(4)

(<u>:</u>)

٧

(11) Short circuit protection circuit.

Lecture-12

and Np = 10^{16} /cm³ and operating at 300 k.

If $V_{RB} = 2V$ junction Area = 2500 Mm² $N_1 = 1.5 \times 10^{10} / \text{cm}^3 \quad m = 1/2 \quad V_0 = 0.728 \text{ Volt}$ $E_V(Si) = 11.7$

$$\frac{\text{Soin}}{\text{Cjo}} = A \sqrt{\frac{96}{2V_0} \left(\frac{N_A N_D}{N_A + N_D} \right)}$$

$$= A \sqrt{\frac{1.6 \times 10^{-19} \times 8.85 \times 10^{-12} \times 11.7}{2 \times 0.728}} \left(\frac{10^{33}}{10 \times 10^{16} + 10^{16}} \right)$$

$$C_{j} = \frac{C_{j} \circ O}{\left(1 + \frac{2}{2 \cdot 728}\right)^{1/2}}$$

Simple diode circuit :-

_

6

€.

(E)

)

٩

۹

9

۹

)

3

٩

()

٧

 (\cdot)

٩

٧

3

٩

۹

3

(1)

()

٩

Qr_

I deal chock is F.B 8 short circuit


$$V_0 = 0$$


$$I = \frac{V_0}{|\kappa \Omega|}$$

$$= -\frac{40}{1 \times 10^3} = -40 \text{mA}$$

$$I_{\mathcal{D}} \stackrel{?}{=} I = \frac{40V}{1K} = 40 MA$$

$$I_R = I = \frac{40}{1k+1k}$$





ones: - The voltages at V1 & V2 are for the circuit avangement given will be _ +6 V 3V \$ 6V " (a) > 10 K-C (6) 6V \$ 3V .. CC) 5.4V \$ 6V AD. (Cet) 6V 8 6V ₹10 K-12 Ques! - What are the states of three ideal dide in the circuit given below D, ರಿನ . Ideal wowent OFF ON ON Sowice (b) 8 whole consient ON OFF ON

0

(3)

٩

٩

(<u>`</u>)

9

٧

(8)

(3)

(3)

٩

(3)

(3)

()

()

SĈ)

(d)

ON

OFF

through them & current through 12 15

O Hence 12 is OFF.

OFF

PM

OFF

OFF


is passed through


othern hence

193 is OFF

Practical diode circuit!

(1) Find I & Vo Grediode in FB & replaced by Vy Vo. = Vy Gie





- I = 20- Vrone = 19.8 mA.
- (11) Find I & Vo


Find I.
$$V_0$$

 $V_0 = V_0$ $12 - V_{VSi} - V_{GRE}$ $V_0 = V_0$ $V_0 = V_0$

$$T = \frac{V_0}{5.6 \, \text{K}} = \frac{11.1}{5.6 \, \text{K}} = 1.98 \, \text{mA}$$

- lov

(III) Find I & Vo



$$V_0 = I(2.2k) - 5$$

= 2.07 mA

x 2.2K-5

··· ; (IV) Find I & Since E,>E2 - UP IS FB \$ 2.2 KD. conducting E1=20V - BB is RB \$ O.C. S.1' ٩ $=\frac{20-4-10.7}{2.2 \text{ K}}=\frac{.6.95 \text{ mA}}{}$ 9 (V) Find Ip R1 = 3.3K-2 VR, = Vrsi => 0.71 ු $I_1 = \frac{V_{R_1}}{R} = \frac{0.7}{3.3k}$ S1. Y + 201 ٠ $R_2 = 5.6 \, \text{k} \cdot \Omega$ = 0 212 mA (4) KVL to 1st mesh 3 () 20 = V, +V, + I2R2 (ii) 20 = 0.7 +0.7 +I, (5.6K) () => I2 = 3.32 mA (E) 5.6 K.C. I2 = I, + IB (**) PID= IZ-I = 3.109 mA +10 V ()(VI) Find Vo ٩ **3** Vo = 10- Vroje = 10-0.2 (3) 9.8V (3) Gre is conducting because of \$1 KR ۱ esmaller cutting voltage. 11111 **學**代

-, Both Gre & Si diocle are simultaneously FB. Due to smaller cutting voltage, Gre diode will enter into conduction & 0/p voltage is 9.81


-> The Si diode is FB below the culting voltage Hence it will remain non-conducting

Cours! - Explain the circuit


Ans: O/p voltage is 9.3. Hence

Si diode is conducting 8

Gre diode has been Si Si Si destroyed.




Ques: - Find Voi & Voz



Ans: $- V_{01} = 0.7V$ $V_{02} = 0.2V$

aues: - : Find I, I, I, & IA



(4)

63

٩

٨

٩

(3)

(E)

(

(3)

()

٩)

(8)

٧

۹

8

(3)

٩

8

٠

٨

٩

3

..

Soln - Vo = 10 - Vrs1 Both Gre & SI diode will be conducting = 10-0.7 become of resistance = 9.3VII = 0.5V = 0.1667 mA, Ans $T = \frac{V_0}{Ik} = \frac{9.3V}{ILO} = 9.3mA$ $I = I_1 + I_2 \implies I_2 = I - I_1$ =9.3-0.1667 = 9133 mA cours! - The cut in voltage for each diode is 0.61 and each diode curvient is 0.5mA. Find the values of RIIR2 \$ R3 $V_{4} = 5 - V_{V}$ = 5-0.6 = 4.4V VB = 0-Vr = -0.6V R, = 10-VV-VA 0.5mA = 10-0.6-4.4 0.5 x 10-3 = loker $R_{2} = \frac{V_{A} - V_{B}}{1 \text{ mA}} = \frac{4.4 V_{-} (-6.6)}{5 V_{-}}$ $R_{3} = \frac{V_{B} - C_{-} 5 V_{-}}{3} = \frac{5 V_{-} - 2}{3}$

=-0.6+5 = 2.93 k-12

1.5x10-3

Quer! - If θ_1 & θ_2 are ideal clock, the current T_1 & T_2 are

(a) 0 (4mA

ூ

3

()

()

্

٠,

٦)

(%)

3

()

٩

٠

۹

3)


(4)

3

٨

>

- (b) 4mA,0
- CC) 0,8mA
- (d) 8mA, 0



The current passing through 5000 resilutor is greater than o Hence the voltage VAB is lower than 50 Biode B, is RB & iz = 0


$$12 = \frac{5-3}{500} = 4mA, Ans$$

ones: The IV characteristics of the diale in the circuit given below

$$i = \frac{v - o.7}{500} A$$
 $v > o.7 volt$

The coveret i is


- (a) lomA
- (b) 9.3mA
- (c) 6.67 mA
- (d) 6.2 mA



The internal restintance of the diode is 500Ω . Therefore the current $i = \frac{10-V_F}{R_S + R_F}$ $= \frac{10-0.7}{1000+500}$

= 6.2mA

ones: In the circuit given below, the sowitch was connected to position 1 at time to when it is changed to position 2 at time to Assume that the diode has zero voltage drop & a estorage time to . The opposition of the property of the contract of the cont




Soln: At time t < 0, the switch is at position I and t > 0 is connected to the t > 0 cliode t > 0 FB t > 0 Short circuited. Therefore t > 0

position 2 and -5v is connected to the diode but the diode will continue to remain in FB upto the storage time to After the storage time, the diode will be charged to RB

For the time o<t<ts, the diode will semain FB & ushort circuited and -5 v will go to the o/p voltage & VR = -5 v

comes! In the figure switch S is in position I initially and esteady estate condition exists from time t=0 to t= to. At time t=to the eswitch is suddenly brokent into the position? The currient I to the loke resistor est time t=to is _____?



Solp: At t=0 to t=to

For time t=0 to t=to, the circuit is unde esteady estate & eswitch is at position 1 & +201 is Connected to the diode. The diode is FB & S.C. and the avocent I is equal to 201 = 2011 2 mA

At time t= to, the iswitch is thrown to position 2 & -20V is connected to the diode & the convert I at time t = to is

I = -201 = -2 mA, Ans

aues! - A PN junction in services with a loos. resilustor is FB so that a current of loomA throws flows . If the voltage across this combination instantly ocevered to lovat time t=0, the oreverse current that flows through the diode at time t=0 195

(a) omA (b) loomA (c) -loomA (d) 200mA

Point Contact Blode! -

> Metal - Semiconductor junction choose

Sc Silver coated Tungstun ipire

Lin um thickness],

Sc Jis in the form a Cat

whisker

Area of contact is negligible

The least value of junction capacitance is obtained with point contact diode

- It is the first diode or the courting diode or old diode.

٨

(3)

٨


٨

()

(;)

(ا

 \odot



(mA)
20

1.3 3.3 +V₁₉

(For GraAs)

- LED will emit the light when property blased Principle:

Electroluminescene

- ->. The best electroluminescene pos device is LEN
- of orecombinations at the junction.
- near the junction because charge carriers are within the diffusion length (so that E's 8 holes

will get recombine and energy is oreleased to the junction).

- -> Grenerally fabricated with BBG Semiconductor.
- -> Properly used material los Grass.
- -> LED can emit the light either in the visible operation of light depending on the material used.
- -> In the invisible spectrum, LED emits infrared.
- TR LED is used as a remote control trans-
- emit any one of the following colows like Red; Green, Orange, Yellow, white, amber
- The colour of light given by LEB depends on (1): The univelength & frequency of the radiated light

FG LIM

ノ= Cp

(11) The type and conc. of dopant

- -> LED fabricated with Grass which emit IR
- -> LEB materials are Gras, Grass, Grasp, Grap
- -> Modern LED are fabricated with BBG sc and some of IBG exemiconductor under control doping
- -> Always under operated forward bias
- With 20m A of forward current LED gives out the max. intensity of light
- Nhen forward current increases from 0: to 20 mA, the efficiency of LEB will be increasing Te. it will emit more brightness, of light.

- -> Efficiency of LED & forward current (If)
 - Junction temperature increases and LEB con heated up & the efficiency decreases i'e it will conit dull colour light
 - n < 1 temperature
 - diode and therefore it will not emit any light.
 - -> Power dissipation (12R loss) -> (interenal power consumal is milliwalt.
- -> Leveger operating life (1,00,000 + hrs)
- -> Response time in usec.
- -> cut in voltage -> (1.3V-1.5V) depending on dopart.
- -> Larger courier life time when compare to ki
- JED in faster than LCD, because of smaller oresponse time
- When compared to LCD, the disadvantage of LEB is higher power dissipation.

Applications! -

(

۹

(6)

9

٩

(

٧

(E)

- -> Aus a vermote control transmitter
- -> As a display elevice
- In designing of opto couplers.

Liquid Crystal Display (LCD): -

- Power dissipation (WW)
- -> Response Hime (msec)
- -> operating time (50000 + hrs)
- -> Major application is as a display device

Dynamic escattering of light

-> LCD material is liquid crystal material

Gues! - A Graas LED is operated at soom temperature Find the wavelength of the readiated light Soln: - 1 = 1.24 um

FOX GRUAS, FG1300 = 1.43 eV


$$\lambda = \frac{1.24}{1.43} = 0.867 \, \text{mm}$$

Since 1 > 0.76 mm

Hence LED fabricated with Grass emits infrared light

over: A Crircen colour LED emits light with a wavelength of 5490 A° Find the energy gap. of the material used in eV.

ones: Find the value of limiting resistance required for LED ckt given below



- (a) 735.02
- (b) 835_C
- Cc) 935-52
- cd) loso a.

Soln: - Let
$$I_f = 20mA$$

 $V_{B} = 3.3V$

$$20 = I_f R_s + V_{R}$$

=> $20 = 20 \times 10^{-3} R_s + 3.3$

$$=$$
 $R_S = 835_{\Omega}$

Opto-Couplers:

٩

(3)

۹

۹

 \odot

٩

۹

٨

₩.

(

 \odot

 (\cdot)


(3)

(3)

(3)


()


- optically coupled but electrically isolated.
- -> opto couplers are faster than conventional device



optocouplers are widely used in the industrial application where very good de isolation better than a transformer is required.

Photo-Biode (PB) :-





Symbol T A N OY A

-> Photosersitive device

Principle! -- Photocorductive effect


- → Basically a projunction and junction is couted with one of the photosersitive material like Cds, se, zns, Pbs.
- In a photodiode, photosensitive couring is provided only at the junction.
- -> If light falls oslightly away from the junction, the photoclicale will not respond to the light.
- -> Photochiode how a very larger depletion layer width and this is obtained by reducing the doping cons of p-\$ N-region
- -> Photodiode how higher esensitivity and this is due to larger depletion layer width
- -> Photocliode can be operated with open circuit or short-circuit condition but the conductivity is very small and there are no practical application.
- Photodiode is always operated at reverse bias
 - -> One photodiode will respond to visible light
 - Si photodiode will respond to IR light.

-> When compare to a normal diode, photodiode,

(1) 10 times faster

(11) 100 higher is ensitivity

(111) Low power handling] -> disadvantage



Photochiode will be working as a normal diode under reverse bias & the awarent is _ I = Io

 (\cdot)

Thermally generated current

Thermally generated current

Jua for Gre photochiode

A for Si photochiode

Dark current (Idark).

Thermally generated current

Ant averent:

when light falls on the convex lens, the max intensity of this light will be focus at the junction and because of the photon energy a large no of covalent bonds are broken and large no of minority carriers are generated and this will inc. the conductivity. This is called as a photoconductive effect. The photo diddle is ON - State & the awarent is

-> Photochoole has two current components.


(1) Io -> Thermally generated current or dark current & it is due to temperature

(10) Iphoton Tt is the current passing in photocliale because of photon energy

generated current & photon current.

to thermally generated curvent.


Iphoton > To or Idark (MA) (WA)




- -> Photoclode consent flows from N to P
- Photodiode current is a scenere current
- -- Photodiale auverent i'es a minority coverer convert.
- -> Photodiode awarent is a diffusion awarent

- Photochiode current & Light flux
- -> Photodiode current depends on no. of photofalling at the junction.
- -> Photochiode is basically a light operated swit
- -> Photochode is a minority coverier injector
- -> Photochiode aurocent equation is

where Is = short crowit current of photo diode.



-> Short circuit current of photodiode linear inc. with intensity of light falling at junction



NOTE! -If photocliade is forward brased and light is focussed at the junction

working as a normal chode under FB and current i'm due to majority convious and it ion large i'e: ma

٩

۹


٩

(3)

(3)

when light its focussed at the function minori conviers are generated and these minority conviers will be blocked in the FB Photochiode and therefore there is no effect of light on the forward awarent

The forward blased photodiode cannot work as a light operated switch (as it is always ONI, never goes to offstate (RB)




Lecture-14

(iii)

(<u>a</u>)

હું <u>ે</u>



Tunneling Effect :-

-> Tunnel diode has very narrow depletion layer and this value is equal to 1 th of the wave-length of visible light and therefore the charge couriers in the device will be penetrating through the narrow depletion layer almost at the speed of the light As if there is a tunnel in the device and this quantium mechanical behaviour of the charge coverier is called tunneling effect.

-> No tunnel is present.

V-I characteristics of tunnel diode! -

Ip = peak curvent (mx) ohmic -ver (exponential region Iv = Valley 11

ONSTATE, Ip

OFF STATE > Iv

OFF STATE > Iv

A reverse bias tunnel

diode will be working as Tunnel effect
a dinewar device i.e. as ostop

a resilustor

uill be working as a normal diode.

-> Tunnel diode is always operated in the

to tunneling effect.

-> -ve ocesistance of tunnel chode can be des used in designing of

(1) Microwave oscillators

(11) - ve resistance oscillators.

Cy:- Relaxation oscillator

- Relaxation oscillator a non-sinusoidal oscillat and it can be design with UJT or tunnel diode. It generates saw tooth voltage wavefor of It & it is also called voltage sweep generator.
- -> In tunnel diode, -ve resistance means a forward voltage inc., forward current decrea
- -> For tunnel diode cutt in voltage i'm zero
- The a-point or operating point of the tunn diode is located at the centre of the -re resistance oregion.
- when the device changes its estate from ON state to OFF estate.
- Tunnel cliode exhibits -ve resinstence when (1) forward voltage changes from up to V
- (11) forward current changes from Ip to Iv
- -> In the -ve resistance region, the tunnel diode is voltage control -ve resistance device
- Tunnel diode exhibits multifeature property or triple valued property i.e. any value of forward current blu IV & Ip can be obtained with three different osets of forward voltages & due to this feature tunnel diode is having multi application in pulse circuit & in designing of industrial circuit
- requirement arie
 - (1) larger IP/IV ratio

8

٨

۹


()

٧

(11) larger voltage uswing. (VF-VV)

In tunnel diode, $\frac{Grads}{I_V} = \frac{Grads}{15} + 5 = \frac{Si}{2.5}$

- -> For high quality tunnel diodes are fabricated with Grans
- outed with Gre
- -> Tunnel diode con also be used as a PARA amplifier.



- -> Tunnelling auvent is large at peak point
- -> Turnelling curerent i's very esmall at valley point.
- >> Beyond Valley Voltage, tunnelling awarent
- Beyond valley voltage, diffusion current exponentially increases with forward voltage
- -> Diffusion current is large at peak point.

Zener Biode (ZB):-

Symbol:

- > A breakdown diode
- doping tevel (1:105)

- -> Grenerally designed with a normal junction.
- Popularly known an constant voltage device
- -> Major application is as a voltage regulator
- -> can be used as a reference voltage device
- normal diode berowse of higher doping coinc.)
- Fabricated only with the Si

()

(8)

(3)

(6)

(3)

(3)


(3)

(3)

- -> Always operated under reverse bias
- regulator circuit when operated under reverse
- normal diode
- -> cut in voltage 0.6 V or 0.7 V
- -> can be used as a clipper.
- into osquare ware.
- effect or tunnelling of charge correiers across the junction
- Junction and operated under reverse bias will have haveous depletion layer and the device will exhibit tunnelling effect.
- Jener diode is specified in terms of break down voltage and max power dissipation

 VBY > 10V Pmx = 400mw
- > zener diode are commercically avoilable with breakdown voltage in the range of 2.51 to 3001

Izk = Zenor knee covered or min. Iz



- working as a normal cliede
- when Reverse voltage = breakdown voltage, the current passing through the zener diade suddenly inc. to Izk and this is due to breakdown phenomenon and now zener diade will be enter into the conduction
- when reverse voltage i'm greater than break down voltage, more and more current will be passing into the zener clipde, the voltage drop across the device will be maintain almost as constant and i'm equal to around the break down voltage of the device.

V-I characteristics of zener chode!
In ideal zener chode RB - VBY

when reverse voltage

> breakdown voltage,

the zener chode will be

conclusting with larger chorent


but voltage across it exactly equal to breakdow voltage of the device Bynamic resistance of zener diode: --> Internal resintance of zenera diode $R_Z = \Delta V_Z \qquad \Omega$ For ideal zener diode, dynamic resibilitance ٠٠٠ ا Equivalent circuit of zener diode! -(a) When zener diode is forward bicused! - $\begin{array}{ccc} & & & & \\ & & \\ & & & \\ & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\$ When zener diode is forward bias, it can be replaced by cut in voltage. (b) When zener diode i's reverse blased:-Practical Zio. Zener breakdown phenomenon! -VB-<6 VB> 181 = 2x107 V/cm 2.3

€).

(49)

- -> It is due to larger electric field intensity
- It is due to teaving off or ruptwing of covalent bonds within the depletion layor
- -> Zener breakdown occurs for breakdown voltage below 6V.
- -> Zener breakdown Voltage dec with the temperature (NTC)
- breakdown voltage is -ve.

Avalanche Breakdown Phenomera! -



- -> It is due to a multiplication
- -> It is due to multiple collision b/w & \$ ho ions in the depletion layer
- -> It is due to impact ionization
- -> Avalanche breakdown occurs for breakdown voltage greater than 6V
- -> Avalanche breakdown voltages inc. with tempt.
- > The temperature coeffecient of Avalanche breakdown voltage is the

Lecture - 15

Zener diode !-

- Impact ionisation occurs in zener diode
- -> The large flow of current to the zener chiede
- doubled then the voltage drop across the zener diode will remain almost, a constant.
- -> In highly doped diode the breakdown is due to zener effect.

Explanation: -

(1) VB & Doping

3

(1)

Smaller VBY

i.e <6V

-> zener effect


(ii) Doping 1.; W1 & 1.
Largeri [6]


-> zener effect


- To Avalanche effect.
- doping conc and larger doping level compare to Avalanche effect or breakdown.

Step Graded Diode / Abrupt PN Junction diode: -

- -> Designed with Abrupt junction
- -> PtN junction diode or PNt diode
- -, Faster than normal diode.
- -> Depletion layer will penetrate more into the lightly doped region and lesser into higher doped region







-> If PtN junction diade las now reverse bias then

width of the depletion layer on the lightly doped side is

The junction voltage V; in istep Graded diode vie. Ptn is $V_i = \frac{9NBW^2}{2E}$ volts


-> considering PN+ junction diode WN

NO > NA

NO > NA

NO > NN

P



width of the depletion layer on the lightly doped & side is W= Wp

$$\Rightarrow W = \sqrt{\frac{2eV_1}{2N_A}} m$$

-> The junction voltage vi in estep graded drode

MOTE! -

۹

()

(3)

٩

۹

٩

(3)

(0,0)

(3)

3


(8)

- In a step graded diode, most of the depleting could be existing only in the lightly doped region
- -> In PtN junction diode most of the depletion layor exist in N- region.
- The ratio of depletion layer width on the P side and M-side can be directly "orbtained by charge equality equation

$$\frac{NN}{NP} = \frac{NP}{NP}$$

-> Sketch Charge density diagram and field intensity diagram of a step graded diode


consider a PtN junction d'ock



-> In a step graded diode field intensity is maximum at the junction but it is not max. at the centre of depletion layer.

Linear Graded dode:

- rery high doping clevel on both the side i.e. PtNt diode with NA = NA
- The charge density diagram and field intensity diagram and field intensity diagram and field intensity below



To linear graded diode field intensity is max at the junction or PtNt junction. It is also max at the centre of the depletion layor Varaitor Biode!

- -> Linear graded diode
- -> ptNt junction diode
- Principle: -

Transition capacitance (CCT)

- -> Always operated under reverse bias
- → CT & V-n where n= 1 for VA.

n = grading coefficient

20

(3)

٩

ું)

 (\ddot{z})


٩

٨

3


٧

٠



-> By increasing RB voltage, CT is reduced

Characteristic curve:




-> In the variator diode by varying reverse bias voltage we get a minute variation in the transition capacitance (1.0 0.1, F).

in the unique application of communication

- -> Popular used material i's GraAs
- -> Low noise microwave device Symbol:

A


> Equivalent circuit! -



- of the variactor diode (ie. Ro > IMA)
- -> Rs called contact resinstence or ohmic resinstance (Below 1-12)
- -> Also called VARI-CAP Diode (Voviable capacitance Diode) / VOLTA CAP Diode (Voltage voviable capacitance diode)

1my (়) Application! -> For direct generation of FM by using.
Varactor diode modulator circuit -> In designing of voltage control oscillator (Vco (3) in PLL circuit ٨ -> For turing in communication circuit. (-> For electronic tuning or automatic tuning of receivers -> For fine turing of oceceivers ٠ -> For self balancing of Ac bridges. (ii) -> For turning of LC resonant circuit L& ٩ -> In designing of PARA - Amplifier (parametric amplifier) i.e. a low noise microwave power amplifier used with esattellite communication In discrete components, joints are created by ٩ using soldering -> In Ic fabrication soldering in never used: In IC fabrication all the interior joints are simultaneously formed by metallization. -> Metallization is a process of a creating joint in Ic fabrication > In Ic fabrication, Sputnik technique is used. i.e. gold or usilver will be maintained and sprayed so that joints are created GIATE NOTIES
Applicaction of photopolical: - NORKBOOK - 2 1->C 2 -> B 3 → B 4 → C 5→ A 6→B 7→B 8 -> B $q \rightarrow B$ 10-7 B 11 -> B 14->A 13-3B 12-0 15. -> C 17→ B 16-3 13 20-13 |27→B 28→14 18 -> C 19-13 22 - A 23 - B 24 -> A 125-B. / 26-4-172-3 /

Only tox Grate Availainche Photodiode! -



- -> Basically a photocliocle along with Avalanche effect.
- Response time is very small 25 nsec
- APA is faster than PA by 1.4 times
- -> Fabricated only with si
- -> Always operated Reverse bices.
- -> larger osignal power than a photodiode
- -> Major application is have a seceiver in fibre optic communication

Peak Inverse Voltage: -

It is the max. voltage appearing across reverse bias diale without being destroyed.

- -> In series connection PIV will be added up
- -> In vouier connection of diode, cut in voltage are also added.

Miscellaneous

1. C 9 C 2 A 10 D 11 D 12 D 13 D 13 D 6 D 6 D 6

7 C

8 A

Bipolar Junction Transistor (BJT)

- → Invented in 1947 by William Schokley, BARTAIN and BARDEEN
- -> curverit control device (CCCD)
- -> Bipolar dévice i.e. current is carovied by e's
- -> Having majority and minority coveres
- -> Noisy device due to the presence of minority conviers.
- temperature effect on device is more
- -> Temperature esensitive device.
- -> Thermal istability is less when compare to
- -> Offers larger gain

()

٩

(ું)

(

()

(

٩

@ /

- -> Grain is more in BJT when compare to FET
- -> Grain bandwidth product is a constant
- -> Grain bardwidth product of BJT i'm greater than gain bandwidth product of FET
- -> Major application is as an amplifier
- -> can be fabricated with one orsi
- -> cut in voltages are existing

Emittee highly doped

Base lightly doped Smallest Area

*Collector Moderately Largest doped area

- -> Emitter is highly doped to inject its majority coveriers into the base
- -> Emitter is provided with medium acrea
- -> Base i's lightly cloped to reduce the recombination
- -> Base is provided with smaller area to reduce the transit time

It is the time taken by the charge carriers in moving from emitter to collector


- Transiestor action takes place in base region
- -> collector is modercately doped
- to overcome with heat dissipation


٧

٩

٥

He





- If the emitter junction voltage means device (s.c. switch is greater than collector junction gets burnt oin "1/
 voltage in magnitude, the transistor sigilar on state
 is under forward saturation app. 1: state
 region
- The collector junction voltage is greater than emitter junction voltage in magnitude, the transist is under serverse saturcation region.

TE Jc Pe -> Very low gain Amp

TB RB Reverse


active region -> Digital ckt

NOTE:-

- -> Transiestor will be working as an amplifier when operated in forward active region.
- operated in (a) Saturation (b) cut-off region

Cc) Both a 8 b; cd, cent off, saturation & Active region

- The digital circuit transion to percented in (a) Saturation region (b) cut-off & saturation region
 - S Active region
- -> ECL is operated in the active mode
- of E, B&C in the ascerding order the correct sequence is BCE
- -> In a transiosor auranging the physical dimensions of F, B & C in descending order, the correct sequence is CFB




The a transiontor under active region, more the depletion layer will be pentrating more into the bo


(3)

٩

- In a transistor signal is transferred from 1000 sessistance region to high resistance region and hence the name transfer resistor.
- Transiestor i'es a combonation of two words
- to forward biasing emitter base junction




- -> In NPN transiostor, current is predominently dominated by e's
- by holes
- -> NPN transiostor is faster than PNP is great bec. UN>Up
- The auron mark on the symbol denotes the direction of emitter awarent when emitter base junction is FB.




-> NPN and PNP transistor are called complementary

Brode equivalent circuit of the transistor: -

(1) PNP. +8ausisotor! -



(11) MPN Transiostor! -




-> A transiistor can be represented as a combination of two diodes connected back to back


-> When two diodes are connected as shown above, it will not work as a transistor bec

(1) there is no bonding force in blu the

(11) Even if a bonding force is created, the base width will become very large Therefore charge carriers cannot reach the collector

operation of NPN Transiostor under active





94

(3)

(

()

(3)

(9)

(3)

٩

٨

(3)

٠

8

٠

(ا

IB -> Small (UIA)

ICSIE

- In a transiontor circuit, internal auverent is only due to E's
- in base and emitter
- The PNP transiostor, recombination takes place buse & collector
- in all the three regions (E,B,C)
- -> Emitter current is a majority courrier
- -> Emitter current is a diffusion current
- -> Base current is a majority, convive current
- to holes.
- To PNP transiostor, base current is due to E's
- To of holes getting recombine with the incoming
- -> Base curerent is also called recombination
- -> Recombination & current flows only in BJT
- -> Base current is a diffusion current.
- -> collector auvent is a diffusion auvent.
- Tico i'm a drift current.
- The a translistor all the three major current (IE / IB & Ic) are diffusion current.

-> In a translistor various awarent components are (1) Diffusion awarent

CID Drift current

(111) Recombination convert

-> collector current is made up of two current components

(1) Mayority awarent!

٩

٨

٨

٨

₩

۹

٩

۹

٧

۹

(وَ

٨

٩

 (\cdot)

٩

3

(3)


٨

It is clue to 95-96% of the emitter E's reaching the collector

(11) Minority curvent:

It is generated because of temperature in the reverse bies collector junction.

-> The general equation of the transistor is




Majority courier -> Diffusion coverent

Minority coveries -> Drift covered.

entering into the base will become minority carrier & they are called excess minority carrier in the base region.

convieres be base & collector i's due to the diffusion of minority conviers or the diffusion

of excess minority carriers in the base, (This property in the transjustor called trainsies tox action)



WB = Effective base width of the transistor

For best performance of the transistor or for the transistor action to take place, the condition is TWB < In

=> WB < VUnVTCn

Ico: > Collector reverse saturation current

Minority coveries consent in the translator.

Leakage awarent in the transistor

Thermally generated current in the transitiontor.

Ico WA DA

Ico of one Tx. > Ico of Si Tx.

-> Ico is highly sensitive to temperature

-> Ico is independent of collector junction volta

in both one & Si transistor.

-> Ico cloubles for every 10°C

٨

9

(3)

٩


$$T_{co(T_2)} = T_{co(T_1)} \left[\frac{T_2 - T_1}{2 \cdot 10} \right]$$

must be as small as possible.

-> Ico i's a doift convert


Concert directions in a transistor!

entering into the transistor is given with a tre usign and curvent reaving the device is denoted by -re sign



IE 1'00 - ve Ic, IB, Ico 1'00 tve NPN

EBC ↓ Ie



IF is the

Ic, IB, Ico all - ve PNP EBC

İe

$$\alpha = -\underline{\underline{I_c}}$$
 $\underline{\underline{I_F}}$

Since Ic & IE have apposite sign d is the

d is always <1 bec IE>Ic 2 21

Typical value of < = 0.98

Max. value of < = 1 (For ideal transiostor) Z = 0.6 to 0.999


- is called invient gain of common base · rotelierust
- & in terms of B is given by $\alpha = \frac{\beta}{\beta + 1}$

B of the transistor!

Typical value = 49

- B is called current gain of common emitter transistor
- B in terms of a is given by

B in terms of helite parameter is given by he or hee



he or her - Forward curvent orcum in common emitter translistor B is sensitive to temperature i.e. B1 as T1 In Gre transistor, B doubles for every 50°C In Si 1, B is the most important especification of the transiestor (bec. it gives max curvent gain in common emitter transistor Beta Bac or B Bac Or B OX hFE -> capital letter or has shows de -> Bac when esignal i's not applied: Pac when isignal applied to the transission $\beta_{ac} = \frac{\partial I_c}{\partial I_B} = \frac{\Delta I_c}{\Delta I_B}$ Polc > Pac or her > here Gramma (V) of the transistoy! -V = -IF Ip Since IE & IB have opposite sign V 100 always tre

)

(63)

(3)

۹

(60)

(6)

(1)

(3)

(

(4)

٧

$$V = \left| \frac{I_c + I_B}{I_B} \right|$$

= 13+1

Typical value = 50

collector transitor.

Relationship blu x, B&V of the translistor! -

In a transiostor various current gains are 2, 3 & V and arrange in them in the ascending order, the current sequence is a, 3 & V

IE in terms of IB!

$$IE = I_c + I_B$$

From the def of B, Ic = BIB

$$X = \beta I_B + I_B$$

$$\times \times$$
 $I_{\text{F}} \approx (1+\beta)I_{\text{B}}$

Derive an equation of for collector concert:

general equation of the transistor, the

PT = /negligible.

999

(3)

6

(

()

(:)

(E)

٩


٩

()

(3)

٩

٩




Tc > medium

Power when operated in the active region

I-cBo!

Collector to base with an emitter open



Collector reverse saturation current.

-> Also known as emitter cut-off current

At low frequency: For GATE & PSU ICBO = ICO At High frequency: For IES ICBO = Leakage curvent + surface curvent = Ico + Iswataco due to skin effect Isweface & frequency > Independent of temperature -> < Voltage Ico & Temperaturo - independent of voltage 11 frequency ICEO > It is the leakage current passing from collector to emitter with base open circuited -> It is also called base cut-off curerent -> It is the auccent passing in the transistor when the base terminal is suddenly open circuited. = BIR + (1+B)ICO If base is open. ive IB = 0 then Ic = IcFo ICEO = (1+B) ICO Since Ico = IcBo ICHO = ICBO ICEO = (1+B)ICBO

(...

 (\cdot)

()

(.)

٨

٨

٩

(1)

(<u>@</u>

(3)

٩

(1)

The a transistor, the various leakage currents are ICEO, Ico & ICBO and arranging them in ascending order the current es sequence 1's Ico, ICBO & ICEO

For GATE! - Ico = ICBO < ICEO

Standard equation for collector current:
Ic = PIB + (1+B) Ico

$$= > T_{C} = \beta I_{B} + (1+\beta) I_{CBO}$$


$$= > T_{C} = \beta I_{B} + T_{CEO}$$

$$= > T_{C} = \beta I_{B}$$

Lecture -17

Equation for craitter coveret (IE) :-

Emitter coverent is the forward civaren of emitter diode




<u></u>


(3)

(3)

٩

٩






VBE (Base to emitter voltage of transistor):-

VBE decreases with temperature

For prop transistor :-



For protection VBE IS -VE For npn translistor VBE is the


At room temperature, for non Gre transistor

Fox 11 11 SiE VBE cactive) = 0.7V

For prop transistor, just reverse the polarity


 V_{BE} 100 by 2.3 mV for 1°C $\frac{3V_{BE}}{\sqrt{1}} = -2.3 \text{ mV/°C}$

Relationship blu terminal voltage of a transistor!



Base Width Modulation: -

- -> Also called early effect
- The process where the effective base width of the transistor is altered by varying collector junction, voltage is called base width modulation



Base navocowing in the transistor is called base width modulation

- The a transistor if collector junction voltage (VCB) is more RB then the base width of transistor is reduced
- -> Base haveowing in the translistor refers to early effect.
- Due to early effect
- (1) Effective base width of the transitor is reduced & therefore transit time decreases

and the transistor will become faster (11) The chances of recombination in the base region is reduced and therefore more charge covered will be reaching the collector. (III) Collector convert eslightly increases (IV) Recombination current decreases (V) Base current reduces. (VI) & of the transiontor onlightly increases 2 = 0.9 to 0.999 (VII) B of the translicator increases by a larger Value -> The effective base width of the transistor wil offer a resistence 860 (Base spread resistance (Typ. value = 100-s) to the high frequency signal and therefore reduces the performance of transiontor at high frequencies. -> The property where the effective base width of a larger collector voltage i's called punch through or reach through (since effective BW of the transientor is O, the collector is electrically short circuit to the emitter and the transiontor is destroyed During punch through collector junction voltage has exceeded the collector junction breakdown voltage & thereby Breakdown Voltages (Brox Br):Highly
doped payorteels cui voteeleenst Moderately dopol In any projunction, VBY & 1 doping Similar Hargore By
Bx < 6 V = >6 V

٨

(3)

-> collector junction By is always greater than emitter junction Br

$B_{V_{C-B_junc}} > B_{V_{E-B_junc}}$

-> In a transiestor, Emitter-base junction break--down is due to zener effect & collector base junction breakdown is due to Avalanche effect

This does not depend on high freq. or low freq. osignal applied.

Thyristors: -

8

€£

۹

(3)

٩

۹

(3)

(33)

۹

(1)

(3)


 (\cdot)

- Basically a latch (having two stable states i.e. ON state and off state)
- Power oswitching devices
- -> Power control devices i.e. they can handling large amount of power with negligible internal power consumption
- fabricated only with si
- -> Gre thyristors are not practical
- -> can be unidirectional or bidirectional device
- -> multilayer solid estate device
- -, can be voltage operated or current operated or suitable for both the operation
- The a thyristors, charges its state from OFF to ON bec. of applied voltage. It is called voltage operation
- → If a thyristor charges its estate from OFF to or bec of applied curvent. It is called curvent operation.
- Thyristor family members cure


 SCR → Silicon controlled Rectificar → TRIAC

 SUS → BIAC

 SCS → PNPN Diode
 - SBS
- -> Thyristor are faster than BJT



Equivalent circuit




- -> Power oswitching device
- of power with negligible internal power consumption
- -> three terminal device i.e. Anode, cathode &
- -> Four layer usolid estate device with three junctions.
- -> In scr, gate is made up of p-type mater
- -> The equivalent ckt of SCR is given by a transsistor latch
- In transiestor latch, one transistor is ON while other is OFF.
- The equivalent ckt of SCR consist of one PNP transistor and one NPN transistor connected such that collector of first transistor is given to base to second transistor and collector of second transistor is given to base of first transistor
- > In SCR transiostor, inner most layers are relatively lightly cloped than the outermost layers.
- -> SCR is generally specified in terms of break over voltage
- scr is a unidirectional device i.e. it will conduct only when anode is given the voltage w.r.t cathode
- If anoch i've given a -ve voltage wirt cathod SCR will never conduct.
- -> SCR is always operated under forward bras
- When SCR is forward bias with a simally voltage below the breakover voltage. Junction J. 8 J. are F. and J. is RB and therefore the internal resistance of SCR is very large 8 no current will be passing into SCR and

SCR is OFF i.e. non-corducting

- -> SCR i'm fabricated with MESA technology
- -> Fast iswitch
- -> switching time (ns)
- -> SCR is fester than BJT (Tunnel clide is fastest switch)
- SCR i'm a power rectifier
- -> SCR can be used as a control rectifier
- -> SCR can be used in designing of polyphouse rectifier.
- -> SCR can be used for speed control of 190 motor.
- -> scr is charge control device
- -> SCR works under principle of current regeneration
- -> The tube version of SCR is Thyratron or gas triode
- -> Thyratson i's gas triode
- -> . Thyratron can handling more power than sir
- -> SCR i'm faster than thyratron
- to thyration
- operation or current operation

Voltage operation of SCR! -

- -> Under Voltage speration of SCR, gate must be open circuited or gate current must be kept zero
- when anode supply voltage VAA is kept below the breakover voltage of the SCR, junction of \$ J3 cure FB and J2 is RB and the internal resistance of the SCR is very large and there will be no current will be passing into



٩

۹

(4)

٩

(٩).

 $(\cdot;\cdot)$

(<u>*</u>;)

(1)

3

89

90

SCR and SCR is in the OFF state i.e. non-conducting.

-> As anode supplied voltage is gradually increasing (below the breakover voltage), the junction Ja will become more reverse bias and scr will remain in the OFF state


When anode supplied voltage is equal to breakover voltage of the SCR, the junction of enter into breakdown and a large current flows into the SCR and SCR is in the ON state.

- The SCR can be switched OFF by reducing anode supply voltage so that anode voltage falls below the holding voltage VH and SCR will be auto-matically OFF.
- The moun disadvantage of voltage operation is use coor to operate the SCR we require anode supplied voltage which is equal to breakover voltage of the device.

Current Operation of SCR: -

-> Also called gate operation of SCR

-> current operation i's more popular than voltage operation of SCR



Let VAA < VBO & Let In is kept zero

In the OFF state of SCR:

- (1) Junctions J, & J, avre FB & J, is RB
- (11) Internal resistance of SCR is very large (> 1M-D)
- (III) Anode auvent (IA) is zero
- (IV) Load voltage VL=0 bec. VL= IARL 8 IA=0
- (V) The voltage drop across the SCR is VAK
 1. e. VAK is very large & VA = VAA
- (VI) Power delivered to load i.e. Pr=0
- (VII) Internal power consumption by SCR i.e. Po=0

The function of the gate is to trigger the SCR so that the SCR is fixed.

Let VAA < VBO & Let Ion is applied & SCR goes to ON State!

In the ON State of SCR

(1) Junctions J, J2 & J3 are FB

٩

(4)

(ji)

٧

٧

()

٧

30 c

- (11) Internal resistance of SCR suddenly reduce from $(>1M\Omega)$ to a smaller value $(<1\Omega)$
- (III) Anode current (IA) suddenly 1 to a very larger value
- (IV) Load Voltage is very large (V_= VAA)
- (V) The voltage drop across the SCR i.e. V_{AK} sudden decreases from a very large value to a value < 1 volt
- (VI) Power delivered to load is very large.
- (VII) Internal power consumed by SCR (Pp) is small
- once SCR is fixed, the anode awarent suddenly inc. from o to a very larger value and extended the same instant of time the anode to carthode voltage of SCR suddenly elect from a very larger value to less than IV.
- there is no ive resistence in the device becan auccent is increasing, voltage will be decreasing is at the same instant of time
- The function of the gate i'm to trigger the SCR uso that SCR will fixed and once SCR i'm fixed, the gate terminal will be looming its total control on the SCR and also on the anode awarent.

- Ques! In a conducting SCR, if the gate current is suddenly reduced to zero, the SCR will be in ON State
- of Ima to get anode convert of 80 A. If
 gete convert is now doubted then anode
 convert of SCR is 80 A
- of the following three methods:
 - (1) Biscomment the power supply i'e VAA
 - (11) Give a -ve anode voltage wirt controde.
 - (III) By reducing anode shapply voltage, the anode current gradually dec. and will fall below a value of current called holding current (IH) and the SCR will be ento-matically switched off and this method is called Low current knock out technique
- -> once scr is OFF, the gate terminal will be regain its control on the device
- -> When anode current falls below the holding current and it will remain for a minimum interval of time called gate recovery time and then SCR will be switched OFF.
- -> The firing voltage of the SCR & 1
- -> By applying loveger gate convert, we can fired the SCR to a ismaller anode supply voltages.
- The main advantage of current operation is we can fixed the SCR with a anode osupply voltage much less than breakover voltage by applying larger gate current.

VI Characteristics of SCR

٩

٩

۹

٩

۹

۹

٠

٠

(3)

(

(3)

(종)

: (Š

٩


(8)

(

(4)

٨

1, <



-> Forward blocking region is also called OFF State

Holding awvient:

Holding convert is define as the minimum anode convert required to hold the SCR in its on state

Latching authenti-

It is the minimum anode curvent sequired in the SCR of the removing the gate current so that SCR will be remain in the ON state

NOTE !-

In a conducting SCR always bolding awarent

Twen ON Time! -

It is the time required for the SCR to shift from OFF state to ON state


-> Twen ON Time increases with remperature

Twen OFF Time! -


- -> Time taken by the SCR to shift the ON State to OFF state
- -> Twen OFF time increase with temperature

Silicon Unilateral switch (SUS):-


Symbol:



Structure :-



Equivalent circuit!



- -> Three terminal device having cathode, anode and gate
- -> Four layer solid state device with three junction .
- -> Unidirectional device

-> current operation is more popular Equivalent circuit is given by a transistor latch -> Grate is made up of n-material -, Normal SCR is the trigger but sus is - he trigge Popularly known as complementary SCR denotes as CSCR characteristics in similar to SCR Application :-> Relaxation oscillator > PUT (Programmable unijunction fransistor) Silicon controlled switch (SCS)!-Symbol Structure Ji N pulse Jz N Equivalent Circuit:

NPN

(8)

(E)

()

٩

(3)

₩.

٩

(4)

۹

٩

۹

(3)

(E)

٩

٩


(3)


(پین

- -> Four terminal device (anoele, controde & two gate)
- -> Four layer volid estate device with three junctions
- -> Uni-directional device
- -> current operation is more popular
- -> Equivalent circuit is given by transistor latch.
- -> Characteristic and application is esimilar to scr.
- or "Low covert ser with 2-gates" or Low covert ser with additional gate
- -> SCS can be operated with either gate terminal and with either pulse.

TRIAC (TRI-AC)!-

-> Means three terminal AC switch





- -> Three terminal device having anode-1, anode-2 and common gate
- -> Bidirectional device

(

(3)

()

(

(3)

(::)

 (\cdot)

(23)

٩

٧

 \odot


(3)


()

- -> Popularly known as dual SCR
- -> TRIAC internally consists of 2-SCR in anti-
- -> Five layer solid state device
- -> characteristic similar to SCR but reflected
- -> SCR is a dic switch and TRIAC is A.C. is witch
- -> TRIAC 1's used for especial control of AC motors
- -> TRIAC is used in designing of invertor circuit

DIAC (DI-AC)!-


54m601:-





- Two terminal device
- -> Bi-directional device only voltage operated device
- -> Three layer solid estate derice
- -> Major application of DIAC is to trigger.
 the SCR

PNPN Diode / Schockley Diode / 4 layer Diode! -



Snubber Circuit! -

٩

()

٩

(3)

٠

(3)

٩

 (\cdot)


€.)

(3)

It is used to protect the SCR against breakdown

Voltage Snubber Circuit!

The is used to protect the SCR against high draward voltage forward voltage by using a resistor and capacitor in parallel with SCR



Current Shubber Circuit!

It is used to protect the SCR against high of sating and it is done by connecting the inductor in the services with SCR



dI -> Anode current / forward current

Field Effect Trainsiostor (FET) !-

- -> The operation of the device depends on electric field intensity produced in the channel.
- -> Voltage controlled device (VCB)
- -> High i/p resistance device (> IM-12)
- -> Power dissipation is very small
- In most of the measuring instrument, FET is connected on the i/p side to offer larger i/p resistance
- -> Unipolar device
- -> Majority courier, derice
- -> No minority coveries
- of iminority coveriers
- -> No leakage current and therefore temperature effect on the device is very less and therefore excellent thermal estability
- -> FET having higher theremal stability than
- -> Fabricated only with si
- -> Officet voltage i'm zero
- -> FET can be used as a excellent signal chopper and this is due to zero offiset voltage
- reproduction of i/p signal is excellent
- -> Grain bandwidth product is a constant
- -> Grain bandwidth product of BJT is greater than the gain bandwidth product of FET
- -> Grain is more in BJT than FET
- -> When compare to BJT, FFT i'm small in size and easier to fabricated.

Disadvantage! -

- Smaller Grain
- smaller Grainbandwidth product. Region of FET! -

Source! -

It is the source of majority coveriers (inlet)

Brain !-

9

(69)

(3)

 (\cdot)

()

9

3

3 1/1

It drains of majority conscients (outlet)

Grate!

It is the terminal which control the majority coverers moving from source to drain or indirectly controlled the drain autrent


Channel !-

. It is the region b/w the two gates Arain (outlet)

FET

Arain currents denotes on the number of majority covoliers reaching the gate drain

Source (inlet)



- -> Input resistance of MOSFET > Input resistance of JFET
- -> Power dissipation is less < Power dissipation in JFET
- -> FET is better device as an amplifier when compare to BJT
- -> BJT is asymmetrical device and therefore emitter and collector terminals cannot be interchange practically
- → FET is a symmetrical device and therefore source and drain terminal can be changed practically.

N- Channel JFFT !-

 \odot

(3)

()

(ثِنْ)


(3)

(3)


٨


63)

(B) .



- -> When JFET is open-circuited, channel cross sectional area is maximum and therefore channel current density is minimum
- -> JFET is a symmetrical device





- -> In JFET when vas is capplical channel width dec
 - The JFFT, when vas is applied, the channel cross-sectional area decreases and channel current density increases
- -> In JFET, channel is wedge ishaped
- -> Channel width i'm novicow news the drain
- -> Depletion layers will penetrate more into the channel near the drain
- In JFFT, gate to source i's always operate under reverse bias
- -> Magnitude of gate leakage convert is in nA
- The larger i/p resistance i's due to

 (1) Reverse biasing gate to source j'unction

 (11) due to negligible gate leakage current

 (12) Ri = 1 Vois 1

$$R_i = \frac{V_{G1S}}{I_{G}}$$

- because there is no i/p curvert (i.e. gate curvert)
- -> In n-channel JFET, gate voltage is -ve
- -> In p-channel . JFET, gate voltage is the
- get following disadvantages
 - (1) Larger gate avoient isource
 - (11) Power dissipation increases
 - (III) i/p resistance will become very small (below 1001)

NOTE!

()

(3)

۹

(3)

(3)

8

(\$)

٨


 (\cdot)

3

@/1m

hence in JFET, Grate to source should not be operated under forward bias.

keeping vas constant and varying Vois in n-channel!



- -> In JFETO, the max drain curvent is Ipss
- -> Ipss i've drain to source safe enverent or drain to source saturation current
- -> In JFET, IB = IASS When Vois = 0
- -> The concentration of majority conveives in the channel depends on
 - (1) Cross-sectional arrea of the channel.
 - (11) Doping conc. of the channel.
- -> . In n-channel JFET, if gate is given more -ve voltage then Ip electronses
- -> In JFET, if gate to source i's more RB then
 - (1) The depletion layer penetrate more into the channel and reduces the channel width
 - (11) Less majority coverier will be reaching the drain and Ip will be decrease

The minimum gate to isource voltage required to cutoff the channel or to reduce the drawn curves zero is called Voss (cut-off) or Vos (OFF)

8

٥

٧

٩

③)

٠

(8)


ું)


٩

٠

(زي)

- The process where the channel width can be altered by vary gate to isource voltage is called channel width modulation.
- -> Channel width modulation occurs in JFET and MOSFET
- width modulation or early effect in BJT
- The transfer characteristics of p-channel





Step-(11) !-

(÷)

٨

4


(3)

(3)

()

12

keeping Vois constant and varying Vas: -



- -> Brain characteristics of FET is also called consta current characteristics (and they are esimilar to collector characteristics of common base transiestor
- -> FET can work as a coverent source
- -> FET i'm voltage controlled curvent mource (VCCS)
- -> Common base transiontor is current controlled current source (cccs)
- -> In FET breakdown is due to Avalanche effec
- -> In FET breakdown i'es blu drain and gate juncti
- -> It is operated under reverse bias
- In the ohmic region, FET will work as a dinear device i.e a ocesiostor
- The obmic region, FET will work as voltage variable resistor (VVR) or voltage dependent surjustor (VDR)
- by vorying gate to source (Vois) voltage
- -> In JFET, channel behave as a ocesiostor
- -> Saturcation region is also called current saturation or pinch off region

- -> In the vaturation region, FET will be working as.
 - (1) Excellent Amplifier
 - (11) ON Switch
- -> FET is generally operated in the saturation oregion
- The drain curvent will ocemain almost a constant
- (a) Vas = Vp (b) Vas > Vp (c) Vas < Vp (d) Vas >> Vp

Pinch - OFF Voltage (Vp)!-

- Pinch off voltage is define as the minimum drain to source (VDS) voltage where Ip enters into the saturation or where Ip levels off.
- -> Pinch off voltage (Vp) is a function of Vois
- Tr JFET maximum vp is Vp(0) 08 Vp0
- -> Max pinch-off voltage occurs when Vois=0
- when Vois is applied, pinch-off voltage is reduced
- -> The locus of the pinch-off voltage corresp-

Buring Pinch - Off! -

end of the channel will become more the and PtN junctions will become more reverse bias and depletion layer will be penetrating more into the channel. The two depletion layer will be considered to

Vas>Vp

Vas>Vp

That S

touch each other but

during the pinch off (ma)

the two depletion layer

can't touch each other Tass

ince upper end of the

channel is more tre,

electric field intensity will vp(0)

become leverer and it is pointing

<u>(3)</u>

۹

(

€)

(E)

(

٩

٨

٥

become larger and it is pointing toward the source. The field intensity will extend over the entire length of the channel and due to this field intensity the two depletion layers are separated and they cann't touch each other (ox the field intensity is preventing the depletion layers from touching to each other)


During pinch-off, channel width will become very navorow but due to the higher velocity of the e's in the channel, the channel e's will be moving to the navorow channel width and reaching the elsewin with the higher velocity

The drain is now receiving max ers from the channel and therefore the arain current will remain almost a constant in the saturation region.

Equation for Drain Cworent!

In the saturation region of FET

$$I_{B} = I_{BSS} \left[\frac{V_{GIS}}{V_{P}} \right]^{2}$$



- -> FET is a square lau device
- In JFET, In dec. and a parabolic variations with Vors
- Transfer characteristics are plotted only for isaturation region
- > Brain characteristics are plotted for ohmic region and saturation oregion
- -> IA is a majority coverier current
- -> In uslightly electeuses with the temperature
- As temperature increases, majority conview conc will remain independent of temperature but mobility of charge conviews decreases and therefore Ip oslightly decreases with the temperature
- -> For 1°C, In decreases by 0.7%

- -> FET is having excellent thermal establishing and this is due to
 - (1) the absence of leakage curvient
 - (11) As temperature 1 In 1

6

8

٩

٩

(3)

٩

(E)

(3)

(**)

 (\cdot)

(3)

٧

(

(3)

(3) .

10

To is a drift current because this curve will be passing through the channel under the influence of electric field intensity Equation for Grate to source voltage (Vors):

$$I_p = I_{pss} \left[1 - \frac{V_{ors}}{V_p} \right]^2$$


$$= > | - \frac{V_{GIS}}{V_{P}} = \sqrt{\frac{I_{D}}{I_{PSS}}}$$

$$= > V_{O1S} = V_{D} \left[1 - \sqrt{\frac{I_{D}}{I_{BSS}}} \right]$$

Relationship blu terminal voltages of FET

Source Current (Is) !-

$$I_S = I_{\mathcal{D}}$$



FET Parameters!-

-> Ip is a function of Vois & Vas

Brain resistance! -(1)

-> Internal ocesistance of FET

$$3c_{0}^{2} = \Delta V_{DS}$$
 $V_{0}^{2} = 10 \text{ k}\Omega - 600 \text{ k}\Omega$
 ΔI_{19}
 $V_{01}^{2} = 79P = 500 \text{ k}\Omega$

-> ord is graphically obtained from drain characteristics and also from transfer characteristics

(11) · Transconductance (gm)!-

-> mutual conductence

$$\frac{dim}{dim} = \frac{dig}{8Vois} = \frac{\Delta ig}{\Delta Vois}$$
 V_{DS}

gm = o.lms to loms -> JFET

oilms to 20ms -> MOSFET

50ms to Gooms -> BJT siemen

-> In any device or amplifier, orain A IAI & gm

- > Crain is large in BJT when compared to FE'T.
- -> In FET, gain is small due to
 - (1) Larger Bandwidth
 - (11) Smaller value of em
- In is graphically obtained from transfer characteristics & cuiso from drain characteristics

(

٩

٩

٩

 $(\tilde{\cdot})$

(°)

(E)

3

٧

3/4

-> Also called voltage amplification factor

$$\frac{1}{\Delta V_{GS}} = \frac{\Delta V_{DS}}{\Delta V_{GS}}$$

always tre 8 U= 2.5 to 150

-> u is the most important specification in

-> il indicates the max voltage gain in the FET

-> In BJT, B 100 most 1'mpostant factor because it indicates max curvent gain and it is current controlled device

transfer characteristics

Derive an equation for transconductance in FET

-> In the soutwestion oregion of FET,

$$I_{B} = I_{BSS} \left[1 - \frac{V_{GIS}}{V_{P}} \right]^{2}$$

By definition,

$$g_{m} = \frac{\delta I_{0}}{\delta V_{01S}}$$

$$\frac{\delta I_{B}}{\delta V_{G1S}} = 2 I_{BSS} \left[1 - \frac{V_{G1S}}{V_{P}} \right] \left[-\frac{1}{V_{P}} \right]$$

$$= > \qquad g_{m} = -\frac{2 \text{ Toss}}{v_{p}} \left[1 - \frac{V_{GS}}{v_{p}} \right] - \sqrt{\frac{2 \text{ Toss}}{v_{p}}}$$

Equations for gm in the FET :-

In the saturcation region of FET,

$$g_{m} = -\frac{2 \text{ Lipss}}{V_{p}} \left[1 - \frac{V_{ors}}{V_{p}} \right] - \frac{1}{V_{p}}$$

From the equation of Is

$$\frac{1 - V_{\text{CHS}}}{V_{\text{P}}} = \sqrt{\frac{I_{\text{A}}}{I_{\text{ASS}}}}$$

$$= > em = -2I_{ASS} \sqrt{I_{ASS}} \sqrt{I_{ASS}}$$

$$= > \left[q_{m} = -\frac{2}{V_{p}} \sqrt{I_{pss}I_{ps}} \right]$$

In equation - (1) if Vois is kept zero


$$g_m = -2I_{BSS} - V_p$$
 g_{mo}

-> Ino is othe value of Igm when Vois = 0

-> 9mo is the max. value of 9m in FET

In JFET, Max. gm occurs when Vois = 0

If Vois = 0 then Vp = Vpo



(6)

٩

۹

(3)

0

۹


٥

٠

(3)

(3)

8



Approximate definition for Vp (Second definition) -

-> Pinch-off voltage is also defined as the min.
gate to source voltage (Vois) where Is reduced
to zero

Ques! - Pinch off voltage is défined as

(a) min Vois where Ip=0

(b) min. Vois where Ip = max

(c) min ups where Ip = max


(d) min. Vps where Ip = 0

Soin! - For multiple answers - a & c

For single ensurer -> c

Equivalent circuit of FET (JFET & MOSFET)

-> Also called AC equivalent circuit of FET 08 small signal and low frequency equivalent circuit of FET



From the above circuit diagram we can calculate voltage gain and o/p resistance of FET amplifier

Internal equation of JFET:

Considering the cross-sectional view of N-channel JFET

L -> Length of the channel

W -> Width of the silicon Water

of som the source end.

26(x) = channel width after the penetration of depletion layer and measured from the source end at the distance or into the JFET

26 = Min channel width

(3)

٠

(3)

٨

٨

(4)

٨

(3)

(6)

⑧

۹

 $(\)$

٧

٨

٨

W' = Max. penetration of depletion layer on each side

2b = 2a - 2w1

a = Actual channel width (i.e. before the penetration of depletion layers)

In N-channel JFET, pinch-off voltage (Vp)

E = 11.760

No -> doping conc of N-channel in the N-channel JFET

-> Vp also called internal pinch-off voltage

-> In N-Channel JFET the equation for drain curvent is IB = 2b.2. No. Un. W. Vos Let 26.W = A 8 Vas = & Ip = Aq No Un & IBAA Ip < Np In < € → Hence called Is a Vas drift current IDAW In & Un as T1 Un/ In I with temperature Drain to Source occasionation of instance Jans = Vas > sed (ON > channel resistance ords = L 269 No Univ rds a L In N- channel JFFT VG15 = (1-b) 2/P $9 \quad \boxed{b} = \alpha \left[1 - \left(\frac{V_{G1S}}{V_p} \right)^{1/2} \right]$

Relationship b/w Is 9 Temperature: In FET, Is a 1 T3/2

(*)

٨

٩

۹

(3)

()

۹

(

(3)

۹

٩

()

(

1

۹

٨

۹

()

٥

٨

Quest- In FET, if gate is short circuited to the source, the saturation current of the IFET get doubled when the temperature will be changed by the factor (a) $(V_2)^{V_3}$ (b) $(V_2)^{3/2}$ (c) $(V_4)^{V_3}$ (d) $(V_8)^{3/2}$ Soln:- Grate is S.C to S i.e. $V_{GS}=0$.

If $V_{G1S}=0$ then $I_P=I_{PSS}$.

As $I_P \propto \frac{1}{T^{3/2}}$ Hence $I_{PSS_1}=\left(\frac{T_2}{T}\right)^{3/2}$

But
$$T_{DSS_2} = 2T_{DSS_1}$$

$$\Rightarrow \frac{1}{2} = \left(\frac{T_2}{T_1}\right)^{3/2} \Rightarrow \frac{T_3}{T_1} = \left(\frac{1}{2}\right)^{3/3}$$

$$\Rightarrow \frac{T_3}{T_1} = \left(\frac{1}{4}\right)^{1/3}$$

$$\Rightarrow A_{DS}$$

aues: - Consider a JFET, given with a sidevicus the doping level is 1020 Mcm3 and & mobility is 1500 cm²/vsec, the depletion width on each side is 0.25 um the rds is _____ (a) 2.8-\Omega. (b) 0.139 \Omega. (c) 0.93-\Omega.



$$10^{20}/\text{cm}^3 \rightarrow \text{NB} \rightarrow 10^{26}/\text{m}^3$$

$$\frac{1}{10} \text{ Mn} = 1500 \text{ cm}^2/\text{VSec}$$

$$= 0.15 \text{ m.}^2/\text{VSec}$$

$$25 = 20 - 2 \text{ M}$$

$$= 2 \text{ Mm} - 2 \left[0.25 \text{ Mm}\right]$$

$$= 1.5 \text{ Mm}$$

$$= 1.5 \text{ Mm}$$

$$= 0.139 \Omega$$

$$= 0.139 \Omega$$

from FET having gm = 5ms g. rd = 10 k. R.
Soln!- Max. voltage gain in FET 100 y

4 y = ord xgm

NOTE !-

where Vors & Vp must have same sign

$$T_{B} = T_{BSS} \left[\left| \frac{V_{OIS}}{V_{P}} \right| \right]^{2}$$

oues: What is the maximum transconductance in JFET having IBSS = 8mA and vp = -41, 501": Max. 9m is 9mo 8

Thus = 8mA 8 Vp = -4V and it is bias to operate at $V_{G1S} = -1.8V$

$$\frac{\text{Sol}^{n}:-}{V_{p}} = -\frac{2\text{IASS}}{V_{p}} \left[1 - \frac{V_{ols}}{V_{p}} \right]$$

(1)

۹

٨

۳

۹

$$= \frac{-2 \times 8 \times 10^{-3}}{-4} \left[1 - \frac{71.8}{74} \right] = 2.2 \text{ m}$$

Ques! - When gate to source voltage (V_{GIS}) of FET changes from -3V to -3IV and I_{IS} change from 1.3 mA to 1 mA assuming other paramete to be constant then $g_{m}-P$ $\frac{Soin!}{g_{m}}=\frac{\Delta I_{IS}}{g_{m}}=3mS$


amplification factor in a drain acesiasteunce ord are connected in aseries for the composition of the compos

cours! - If two identical FET's each having a transconductance gm & drain ocesistance ra are connected in parallel for the composite circuit. Find a new value Soin: - In parallel conductances are

added so - 2gm

& resistances gets halfed so > rd

MOSFET!-



- -> An integrated circuit or semiconductor chip
- -> fabricated by VLSI with planar technology
- the Ic's will be fabricated on the same plane
- → Voltage control Device (VCD)
- -> Symmetrical device

(3)

(

٩

(})

3

٨

3

3

3)

- -> For N-channel MosfET, substrate 100 p-type
- -> For P- channel MosFET, substrate is n-type
- -> channel is sometimes called inversion layer
- -> Thickness of SiO2 is 1000 A°- 2000 A ?
- The larger i/p resintance of MOSFET is due to SiO2
- -> In depletion MOSFET there is a pre-existing channel

- -> In depletion MOSFET, channel is diffused channel
- -> IIA. the gate region, a parallel plate capacitor
- -> At plate and semiconductor channel will be working as the two plates of the capacitor & Sion as the diedectric
- -> Mosfet is basically a corpacitor
- MOSFET i'm voltage control capacitor (VCC)
- noise and ortatic electrical disturbances
- digital circuits.
- The main advantage of MOSFET is power dissipation are negligible
- -> MOSFET are less noisy when compare to JEST and this is due to grounding the substrate.
- JFET 1'00 a cliscrete component.
- -> When compare to JFET, MOSFET is smaller in size & easier to fabricate
- -> MOSFET I'M founter than JEET
- -> BIT i'm a discrete component
- Smaller in vize and easier to fabricate
- -> MOSFET is less noisy than BIT
- -> In BJT, there is a minority coverier storage
- In MOSFET, minority coverier estorage time is zero and therefore switching time is smaller. Hence MosfET is faster than BIT
- MOSFET is relatively more soutable for high freque application than BJT (f=1)

Depletion Mode

Enhancement mode

Max. In > Inss

> Safe > Saturation Min I_B → I_{BSS}

L_B > I_{BSS}

 $\Gamma_{\alpha} < \Gamma_{\alpha}$

Ip & Ipss

(

٧

٠

₩

(3)

(:)


()

 \bigcirc

- -> JEET is always operated under depletion max
- N- Channel depletion MosfET isometimes called dual MosfET because it is suitable to operate in depletion mode and also in the enhancement mode
- To P-Channel depletion MOSFET is more suitable for enhancement mode
- -> N-MOS is faster than P-MOS because un>up
- -> P-MOS i'es cassier to fabricate
- -> N-Mos osufferes from ion contamination problem during a fabrication
- -> In P-Mos, ion contamination problem is less
- ->: P-MOS is bulky and also cheaper
- To get equal performance b/w N-Mos 8 P-Mos, P-Mos required twice the area of N-MI
- The main advantage of N-MOS is higher package density is it can istore more amou of information in the ismaller area

Vertically Grooved MOSFET (VMOS):-

- -> It is a power MOSFET
- > It can handle lovegere power compare to MOSFET
- Ismall Typ value = 750s



-> It is faster than MOSFET (1.4 times)


CMOS (Complementary MOSFET)!-

- It is a combination of P-MOS & N-MOS connected together
- -> i/p resistance = 1015/2
- -> c-Mos will not consume any power
- -> Major application of the C-Mos is , invertor
- The C-Mos invertor, whatever be the i/p signed applied, when one transiestor is on the other transiestor is off


Operation of N-Channel depletion MOSFET


Principle! -

The principle of the depletion mode is the applied gate to source voltage must reduce the imajority carriers of the channel.




- In N-channel MOSFET, drain is trely biased with source and to operate under depletion mode gate is -vely biased with source
- → In N-channel depletion MOSFET under depletice
 - (1) Channel potential inc. from source to drain
 - (11) Inversion charge dec from source to drain





- Therefore max no of -ve charges will be moving from source to drain and drain current is max and it is denoted by I pss (drain to source safe current/saturation current)
- -> When Vois is applied, the gate is given with a -ve voltage and therefore the charges are accumulated in the semiconductor chainnel and due to recombination, less no of -ve charges will be reaching the drain and I,9 decreases.
- -> In further dec as gate is given with more
 -ve voltage
- large no of tre charges are accumulated in the semiconductor channel and result in the total recombination. Hence no -ve charges will be reaching and Ip decrease to a and the channel is cut -off.

Transfer Characteristics! -



- -> In depletion mode, Vpo i's the maximum princh off Voltage
- -> The equation for the drain current under depletion mode is

$$I_{B} = I_{BSS} \left[1 - \frac{V_{GS}}{V_{P}} \right]^{2}$$

where Vois & Vp must have same signs

parabolic variation with gate to source voltage

N- Channel Repletion MOSFET under enhancemen mode! -

Principle:

٩

()

٠

٩

(:) :

(3)

۹

(3)

٩

(زز)


٨

The principle of enhancement mode is applied gate to source voltage must be increas the majority carriers of the channel.

> In N- Channel MOSFET / chrosin i's trely blase wirt isource and to operate under


enhancement mode, quite i's trely bicused wir

فهوسرونو




- -> When vois is kept 0, inversion charge is 0,8 min no of -ve changes will be moving from source to drain and drain current is min and it is denoted by IASS (drain to sowice osafe auvient
- -> When Vois is applied, gate is given with a the voltage and therefore - ve charges are accumulated in the esemiconductor channel and this will inco the -ve charges to drain Hence Ip inc.
- -> Is further inc as Vois is increasing

Transfer Characteristics! -



Constant convent characteristics: -



- off voltage
- -> The equation for election convert in the enhancement mode is

$$I_{\mathcal{D}} = I_{\mathcal{D}SS} \left[1 - \frac{V_{GHS}}{V_{\mathcal{P}}} \right]^{2}$$

where Vois & Vp must have opp signs

- To the enhancement mode, Is inc. as a parabolic variation with gute to sowice voltage
- -> Depletion Mosfet when operating under enhancement mude it can be operated under pinch off conditions

-> Under pinchoff condition min. Vos required is

(

(%)

٩

۹

(13)

(

 (\tilde{a})

٩

٩


*

(

۹

Characteristices of N- Channel Depletion MOSFET

-> N-Channel depletion Mosfet is dual MosfET and it can operate under depletion mode and enhancement mode.




In the depletion MOSFET when Vors Kept o ther

Enhancement MOSFET (E-Only MOSFET)!-


- The E-only MOSFET, the source and disain regions will be kept apart and therefore the channel could not be formed in b/w sowice and drain region.
- The hancement Mosfet, there is no preexisting channel

- The E-only Mosfet, Al plates or metallic plates are replaced with polycrystalline si material and due to this we get the following advantages:
 - (1) The size of MOSFET is reduced
 - (11) The cost of the MUSFET is reduced.
- (111) Fabrication process has become easier
- (IV) Gives better performance than Depletion MOSFET



tox = Oxide thickness, or thickness of SiO2

- → E-only MOSFET is a symmetrical device
- by applying proper gate to sowice voltage
- when proper gute to source voltage is applied and if body of the Mosfett is quounded, vois in also reflected top bow gute and body of the Mosfett and due to electric field intensity created, the channel is induced blu source & drain region and the channel is a flat channel




-> The channel is a flat channel

-> In E-only Mosfet, channel i's induced chann

The gate region with polycrystalline Si gate plate and induced channel how the two plates of the capacitor and Sioz as a dielectric material. The MOSFET is know working as moscap

For a MUS CAP

The oxide cap per unit cross-sectional Area is cox



$$C = A \in C \setminus F$$
 Foread
$$C = C \cap C \setminus F \setminus M^2$$

$$=> C_{0x} = \frac{C_{0x}}{C_{0x}} F/m^2$$

where $\epsilon_{0x} = \epsilon_{0} \epsilon_{y}$ Relative permittivity

Absolute permittivity of free space

(**)

(1)

۹

(1)

٨

(9)

$$C_{0x} = 3.9 C_{0}$$

$$= 3.9 \times 8.859 \times 10^{-12}$$

$$= 3.45 \times 10^{-11} \text{ F/m}$$

$$C_{\text{ox}} = \frac{3.45 \times 10^{-11}}{60 \times 10^{-11}}$$
 F/m²

given by Egate

W>L

L = Length of polycrystalline Si gate

Plate

W = Width of

In the E-only MOSFET always W>L

NOTE !- Aspect Ratio


MOS CAP.

De since drain terminal is floating Herre


Ip=0 i.e. no current will be passing into

the channel.


will remain almost flat and the drain awarent remain zero.




-> When larger values of vas is applied, the channels gets tappered as given in the diagram below




Broken channel



ð



- When Vors-0 then channel will remain very
- yets more and more tappered
- → When very larger values of Mas is applied channel gets more texperced and can be broken or channel is discontinous as shown in the above figure



working as a RB diode (PN+ diode)

- when vas is kept zero, the PN+ diode is unbiased and in the absence of depletion layer the channel will remain very flat
- will penetrate more into the channel and channel gets tappered
- -> Tappering of the channel is due to Vis
- and can be broken
- on A channel is broken or con discontinue, due to the larger field intensity at the drain, the drain current will continue to flow into the channel , Vas
- the channel , Vps

 -> A larger Vos 1'es applied, the channel 1'es

 broken and length of the channel 1'es reduced

()

٠

3

-

- -s channel length is reduced by applying larger !
- -> The process where length of the channel is after by varying vas is called channel length modulation
- -> channel length modulation only occurs in E-only MOSFET
- There is no channel length modulation in JFET and depletion MOSFET
- -> E-only Mosfet count be used in self designing of self-bias averangement
- -> The disadvantage of E-only MosfET is broken channel or channel discontinuity
- The channel discontinuity problem in the E-only MosfET can be eleminated by connecting substrate voltage or body voltage. The body voltage is so connected to make PN+ diode less RB &

thereby depletion layer gets less penetrated and channel will be restored i.e. the discontinuity of channel is eliminated

-> channel discontinuity problem is eliminated with body voltage

MOTE!-

- -> In E-only Mosfet, if Mos Vos=0, then channel will disappear and drain converting becomes zero
- To N-channel Enhancement Mosfet

 (1) channel potential increases from source to
 drain
 - (11) Inversion charge decreases from source to drain

Both the above estatements are aurent Correct and they are due to Vas and therefore related estatements

Comparison b/w Depletion MOSFET and Enhancement MOSFET!

Depletion MUSFET

(1) There is pre-existing, channel

(11)

- (111) Diffused channel
- (IV) can be operated under depletion mode and enhancement mode

Enhancement MOSFET

No pre-existing

The channel how to be created by applying proper gate to sawcce Voltage
Induced Channel
can be operated only under enhancement mode

Depletion MOSFET

(V) If $V_{BS} = 0$ then $I_B = I_{BSS}$

(VI) Continous channel

(VII) No channel length modulation

(VIII) can be designed with self bias averangement

8

(IX) Relatively larger in size, expensive 9 difficult to feabstate due to the require-ment of Al plate


Enhancement MOSFET

If Vas=0 then Is=c

channel length
modulation exist
cann't be used in
elesigning of self bias
ourrangement.

Relatively smaller in size, economical, easier to ferbricate & offers better performance due to the replacement of Al plat with poly-crystalline Si material

Enhancement :-



If VGIS < VT , MOST is OFF State i.e. o.c.
If VGIS > VT , MOST is in ON State i.e. S.C.

Hiways in 1st guesa. Brain characteristics of N- Channel enhance -ment MOSFET!-Saturation TRIORE Region (mA)Region VAS (Sat) (VGS-VT) Vas (sat.) TRIOBE Region! -Also called ohmic region or linear region or active region or non-isaturation region Vas < Vas (sat.) cordition for TRIODE Region Vas < (Vas-VT) Saturcution Region! -4150 called pinch-off region or Pentode region · Vas > Vas csout.) Condition for saturation Region Vas > [VG15-VT] Symbols of N-Channel MOSFET!-B

The above symbols, are for DEPLETION MOSFET and Enhancement MOSFET

NOTE !-

۹

3

8

٨

٩

٩


9


(6)

٨

3


The following are symbols for only Enhancement MosfET






Threshold Voltage (Vy UX Vt OX Vth) !-

-> Also called gate to source threshold voltage & it is denoted by VGIST





-> For N-MOS, threshold voltage is the

-> For P-MOS, 11 11 - Ve

-> VT is in the range of 0.5V to 3V

Threshold voltage is define as min. gate to source voltage where the MOSFET entering into ON State

- -> For better performance of MOSFET, VT as
- of 0.5V to 3V

(1) Advantage of smaller V7:-

- (1) It enable the elevice to operate with smaller supply voltage (Vois)
- (11) It inc. the compatibility of the device
- (111) It reduces the switching times of the device and MOSFET will become fester

(11). Equation for VT!-

For N-channel E-only MOSFET

$$V_{t} = V_{to} + V \left[\sqrt{2\phi_{f} + V_{SB}} - \sqrt{2\phi_{f}} \right]$$

where
$$V = \sqrt{29N_A E}$$

Cox

NA = Boping conc of p-type substrate in N-Mos VsB = substrate voltage/body voltage

of = Fermi voltage (Typ. Value -> 0.6V)

V = Fabrication process parameter

Vto = the value of threshold voltage when substrate voltage is kept zero

-> Vto 1:00 also called min. threshold voltage of the MOSFET The threshold voltage of MOSFET can be increased by connecting and by increasing substrate voltage.

If there is small variation in VBB I we get small variation in VT and this causes minute variation in Ip This indicates the drain current is controlled by body voltage & therefore the body will be working as the second gate in Mosfet & this property in device is called body effect in Mosfet

(111) Procedure to reduce VT!-

The threshold voltage of the MOSFET can be reduce in any one of the following methods but only during the ferbrication of the device

the threshold voltage by connecting substrate voltage

(1) I NA (11) 1 COX (111). I tox

(11) By waing ion-implantation technique

It is outdated for MOSFET feebsication

(v) By replacing Al plates with the polycrystalling simultarial

NOTE!-

❸

(1)

- (1) Polycrystelline Si i'es also called polysilicon An
 (1) Polycry
 - (11) In modern Mosfet, the material used for the gate is polycrystelline si

Eghatich/For/N-MOS+ N-Mos Transjustor! -(1) Operation in TRIORE Region: (a) Condition: Vas < Vas cset) VOS < [VGIS-VT] (b) Ip = Un Cox W (VGIS-VT) VISS - VISS b TRICAE region exists for smaller values of Vas 8 therefore neglecting Vas Ip = Un Cox M (Vors-VT) Vps] Let UnCox = KN -> Process trans-conductance parameter in A/V2 IA=KNW (VGIS-VT)VDS Let KNW = KN > constant in A/VZ In = KN [VOIS-VT] VAS First order equation and this indicates In inc linearly with Vas (III) Brain to source resistance:

Juds = Viss I In Yel ON Chainnel resistance

$$\frac{\sigma_{cds}}{\kappa_{N} \left[V_{GIS} - V_{T} \right]}$$

$$\frac{\sigma_{cds}}{\sigma_{cds}} = \frac{1}{\mu_{n} C_{ox} \frac{W}{L} \left(V_{GIS} - V_{T} \right)}$$

- -> This indicates channel resistence can be altered by varying gate to source voltage
- In the TRIODE region, FET will be working as voltage variable resistor [VVR] by varying gate to source voltage

$$gim = \frac{\delta I g}{\delta V_{GrS}}$$

3

3

)


٨

(b)
$$I_{\mathcal{D}} = \frac{1}{2} \operatorname{Un} \operatorname{Cox} \frac{W}{L} (\operatorname{Vois} - \operatorname{V}_{T})^{2}$$

$$= \frac{1}{2} \operatorname{Kn} \frac{W}{L} (\operatorname{Vois} - \operatorname{V}_{T})^{2}$$
Let $\operatorname{L} \operatorname{Kn} \frac{W}{L} = \operatorname{K} \to \operatorname{Constant}$ in A/v_{2}

$$I_{B} = k \left[V_{C_{1}S} - V_{T} \right]^{2}$$

To will be increasing , es a parabolic variation with Vac



CC) Transconductance (gm)!-

$$g_m = \frac{\delta I_B}{\delta V_{GS}}$$

$$\frac{\partial I_{S}}{\partial V_{G1S}} = 2 \times [V_{G1S} - V_{T}]$$

```
Equations for P-MOS Transistor.
(A) Operation in TRIORE Region !-
  (a) Condition! -
                 Vas > Vas (sout.)
                 Vas > [Vas-VT]
  (b) I_B = U_P C_{OX} \frac{W}{L} \left[ (V_{GIS} - V_T) V_{BS} - \frac{V_{BS}}{L} \right]
              ~ Up Cox M (VGIS-VT) VAS.
        Let UpCox = kp -> Process Transcorducteinge parameter in A/1/2
         Ip ~ Kp W (Vors - VT) Vps or constant in A/V2
          Let Kp W = Kp ->
         I_{B} \approx K_{P}^{1} (V_{OIS} - V_{T}) V_{PS}
           Juds = 1
Judox M (Nors-14)
 (0)
 cd)
             gm = Kp Vas
             gm = Up Cax W Mas To
(B) Operation in Saturation Region!
(a) condition! -
                    Viss < Viss (sail.)
```

Viss & [Vois-Vi]

(2)

3

۹

٨

٨

3

(b)
$$I_{B} = \frac{1}{3} \text{ Mp Cox } \frac{W}{L} \left(V_{G1S} - V_{T}\right)^{2}$$

$$= \frac{1}{2} \text{ kp } \frac{W}{L} \left(V_{G1S} - V_{T}\right)^{2}$$

$$\Rightarrow \left[I_{B} = \text{ K} \left[V_{G1S} - V_{T}\right]^{2}\right]$$

$$Cc) g_{m} = \text{ Mp Cox } \frac{W}{L} \left(V_{G1S} - V_{T}\right) = 0$$

NOTE:

In CMOS invertor whatever be the i/p Voltage applied one transistor is on 8 other transistor is OFF. Therefore current passing through CMOS is negligible (WA)

÷ ,	Unit-4	Field Effect	Transiistor
1. A	7 B	13 13	19 19
2 A	8 B	14 8	· 20 B
3 C	9 2	15 c	21 19
4 9	10 0	16 C	2 2
5 A	11 h	17 B	-2 3
6 B	12 A	18 B	24

MOTE !-

- from graph. Il & VT all are obtenined
- The Grate and closure ashort circuited.

 Ones: Repeat a. No-21 when $V_7 = 3V$ Ans 5V (a)

NOTE:-

٠

(3)

()

٩

٩

()

٩

٧

٨

(3)

(3)

 $(\dot{})$

٨

9

☻.

٩

3

3


- -> R; of BJT in CB mode => < loo-?
- -> R; of BJT in CE mode => around 1K-R
- -> R; of BJT in CE with Re => 50-500 KD
- -> R, of BJT in cc mode

Emitter follower (EF)

- -> Ri of Darlington Emitter follower => > 1M-D. (DEF)
- -> Ri of op-Amp => 1060
- -> R; of JFET => 106 to 108 12
- -> R; of MOSFET => 1010 to 1015-02

NOTE!

-> If orate and Drain are short circuite



we get Vois = Vas

8 MOST is ON State (i.e. SAT)

FOY GIATE :- T Diode Problems & FET

ANALOGISIR @ gmail. com

٥ :, • ,